Hierarchical variable die size gate array architecture

Details Hierarchical variable die size gate array architecture Hierarchical variable die size gate array architecture

1989-08-22

1990-12-18

Hearn, Brian E.

Fishing, trapping, and vermin destroying

357 45, 364491, 3074651, H01L 2170, H01L 2700

Patent

active

049786334

ABSTRACT:
A variable die size gate array architecture is realizable by forming in a semiconductor substrate an array of circuit devices separated from one another by a network of routing channels. Through the selective interconnection of the routing channels and the circuit devices a prescribed signal processing function may be implemented. The array of circuit devices includes gate supercells each of which is configurable to perform a respective signal processing operation, and input/output supercells each of which is configurable to effectively perform input/output interfacing between the gate supercells and signal terminals external to the array. The gate supercells and the input/output supercells are intermingled with one another in the array in accordance with a prescribed two-dimensional distribution pattern. Prescribed ones of the gate supercells and input/output supercells within at least one prescribed portion of the array are interconnected to effectively form an integrated circuit architecture capable of implementing the prescribed signal processing function. This portion is then separated from the wafer, and the integrated circuit architecture resident in the separated portion of the array is tab bonded to signal coupling terminals of an integrated circuit chip carrier by way of bonding pads on the input/output supercells.

REFERENCES:
patent: 4688072 (1987-08-01), Heath et al.
patent: 4727493 (1988-02-01), Taylor, Sr.
patent: 4746966 (1988-05-01), Fitzgerald et al.
patent: 4750027 (1988-06-01), Asami
patent: 4852016 (1989-07-01), McGehee
Electronics, Mar. 17, 1986, p. 8.
Electronics, Nov. 4, 1985, p. 27.

Affiliated with

Also associated with

Rating

Hierarchical variable die size gate array architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hierarchical variable die size gate array architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical variable die size gate array architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1425607