Hierarchical test system architecture

Details Hierarchical test system architecture Hierarchical test system architecture

1985-10-11

1987-07-21

Smith, Jerry

Excavating

371 27, 324 73R, G06F 1100, G01R 3128

Patent

active

046823301

ABSTRACT:
A hierarchical complex logic tester architecture is disclosed which minimizes the encoding of program information for testing. The architecture takes advantage of the fact that much of the information applied as test signals to pins of a device under test, changes little from test cycle to test cycle. In one aspect of the invention, run length encoding techniques are used for identifying the number of test cycles over which a given test pin is to be maintained in a particular signal state. In another aspect of the invention, use is made of a small memory associated with each signal pin of the device to be tested. There may be a small plurality of for example, 16 different kinds of signals which can be applied to or received from a given signal pin of a device under test. The dedicated small memory associated with each device pin to be tested, will have the ability to store from one to 16 states. The current states stored in a dedicated-per-pin memory will enable one of the 16 different types of test signals per test cycle to be applied to the particular device pin. Thus, the types of signal driving or sensing for each of the plurality of pins for a device under test, need only be indicated once to the per-pin-memory over a large plurality of test cycles. This enables consecutive test cycles to be applied to the device under test under the control of a relatively small number of tester program words.

REFERENCES:
patent: 3787669 (1974-01-01), Muehldorf
patent: 3873818 (1975-03-01), Barnard
patent: 4044244 (1977-08-01), Foreman et al.
patent: 4070565 (1978-06-01), Borrelli
patent: 4168527 (1979-09-01), Winkler
patent: 4283620 (1981-08-01), Drescher et al.
patent: 4402081 (1983-08-01), Ichimiya et al.
patent: 4493079 (1985-01-01), Hughes
patent: 4598245 (1986-07-01), Groves
J. P. Bansal, "Simultaneous Compare of Multi-Test Pattern Results During LSI/VLSI Component Testing", vol. 26, No. 2, Jul. 1983, p. 744.

Affiliated with

Also associated with

Rating

Hierarchical test system architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hierarchical test system architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical test system architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-212507