Hierarchical system design

Details Hierarchical system design Hierarchical system design

2011-06-07

2011-06-07

Jacob, Mary C (Department: 2123)

Data processing: structural design, modeling, simulation, and em

Simulating electronic device or electrical system

C716S132000, C716S136000

Reexamination Certificate

active

07957949

ABSTRACT:
A method of system design, and more particularly a method of designing systems that achieve a set of performance goals using a hierarchically partitioned system representation wherein performance simulations are performed at multiple levels within the hierarchy and are combined to simulate a system level result in order to reduce the aggregate time required for performance simulation.

REFERENCES:
patent: 5553002 (1996-09-01), Dangelo et al.
patent: 5754738 (1998-05-01), Saucedo et al.
patent: 6327552 (2001-12-01), Nemani et al.
patent: 6442743 (2002-08-01), Sarrafzadeh et al.
patent: 6625785 (2003-09-01), Chatterjee et al.
patent: 6687887 (2004-02-01), Teig et al.
patent: 6694501 (2004-02-01), Chang et al.
patent: 6832182 (2004-12-01), Wilson, Jr.
patent: 6957400 (2005-10-01), Liu et al.
patent: 7370295 (2008-05-01), Chesal et al.
patent: 7437343 (2008-10-01), Josephson et al.
patent: 7756688 (2010-07-01), Averill et al.
patent: 2004/0111679 (2004-06-01), Subasic et al.
patent: 2004/0153294 (2004-08-01), McConaghy
patent: 2004/0243962 (2004-12-01), Subasic et al.
patent: 2005/0200623 (2005-09-01), Smith et al.
patent: 2005/0257178 (2005-11-01), Daems et al.
patent: 2006/0015829 (2006-01-01), De Smedt et al.
Lokanathan et al, “A Methodology for Concurrent Process-Circuit Optimization”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, No. 7, Jul. 1999.
Lockanathan et al, “A Methodology for Concurrent Fabrication Process/Cell Library Optimization”, Proceedings of the 33rd Annual Design Automation Conference, pp. 825-830, 1996.
McAllister et al, “Integrating Linear Physical Programming Within Collaborative Optimization for Multiobjective Multidisciplinary Design”, Struct Multidisc Optim (2005) 29: 178-189.
Stelmack et al, “Application of the Concurrent Subspace Design Framework to Aircraft Brake Component Design Optimization”, AIAA 98-2033, 1998.
Andersen, E. et al., “A direct search algorithm for optimization with noisy function evaluations”, SIAM J. Optim., vol. 11, No. 3, Feb. 2001, p. 837-857.
Fonseca, C., et al., “Multiobjective optimization and multiple constraint handling with evolutionary algorithms”, IEEE Transactions on Systems, vol. 28, No. 1, (1998), p. 38-47.
Kolda, T. et al., “Optimization by direct search: new perspectives on some classical and modern methods”, SIAM Review, vol. 45, No. 3, (2003) p. 385-482.
Miranda, V et al., “EPSO—evolutionary particle swarm optimization, a new algorithm with applications in power systems”, IEEE (2002), p. 745-750.
Smith, L. “A tutorial on principal components analysis”, http://www.cs.otago.ac.nz/cosc453/student—tutorials, Feb. 26, 2002, p. 1-26.
Zitzler, E., “Multiobjective evolutionary algorithms: a comparative case study and the strength pareto approach”, IEEE Trans. on Evo. Compu, vol. 3, No. 4, (1999), p. 257-271.
Nagasamy et al., “Specification, Planning and Synthesis in a VHDL Design Envinonment”, IEEE Design and Test of Computers, vol. 9. Issue 2, pp. 56-88, Jun. 1992.
Alliot et al, “Architecture Exploration of a Large Scale System”, Proceedings of the 5th IEEE International Workshop on Rapid System Prototyping, 2004.
Sobiezczanski-Sobieski et al, “Multidisciplinary Aerospace Design Optimization: Survey of Recent Developments”, Structural and Multidisciplinary Opt., vol. 14, No. 1, Aug. 1997.
Eeckhout et al, “Workload Design: Selecting Representative Program Input Pairs”, Proc. 2002 Int. Conf. on Parallel Arch. and Compilation Techniques, 2002.
Chien et al, “Designer Driven Topology Optimization for Pipelined Analog to Digital Converters”, Proc. Design Automation and Test in Europe Conf. and Exh., Mar. 7-11, 2005.
Zhang et al, “Automatic Synthesis of a 2.1 GHz SiGe Low Noise Amplifier”, 2002 IEEE Radio Frequency Integrated Circuits Symposium, pp. 125-128, 2002.
Rao et al, “Hierarchical Design Space Exploration for a Class of Digital Systems”, IEEE Trans. on VLSI Systems, vol. 1, No. 3, pp. 282-295, Sep. 1993.
McFarland, “Using Bottom-up Design Techniques in the Synthesis of Digital Hardware from Abstract Behavioral Descriptions”, IEEE 23rd Design Automation Conf., pp. 602-608, 1986.
De Smedt, et al, “Watson: Design Space Boundary Exploration and Model Generation for analog and RF IC”, IEEE Trans. on C.A.D. of IC & Sys., vol. 22, No. 2, pp. 213-224, Sep. 2003.

Affiliated with

Also associated with

Rating

Hierarchical system design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hierarchical system design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical system design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2734595