Hierarchical stochastic analysis process optimization for...

Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

08005660

ABSTRACT:
An Integrated Circuit Design tool incorporating a Stochastic Analysis Process (“SAP”) is described. The SAP can be applied on many levels of circuit components including transistor devices, logic gate devices, and System-on-Chip or chip designs. The SAP replaces the large number of traditional Monte Carlo simulations with operations using a small number of sampling points or corners. The SAP is a hierarchical approach using a model fitting process to generate a model that can be used with any number of performance metrics to generate performance variation predictions along with corresponding statistical information (e.g., mean, three-sigma probability, etc.). A hierarchical SAP process breaks an overall circuit into a plurality of subcircuits and performs circuit simulation and SAP analysis steps on each subcircuit. An integration and reduction process combines the analysis results of each subcircuit, and a final SPICE/SAP process provides a model for the overall circuit based on the subcircuits.

REFERENCES:
patent: 2002/0073394 (2002-06-01), Milor et al.
patent: 2005/0235232 (2005-10-01), Papanikolaou et al.
Z. Feng et al., “Reducing the Complexity of VLSI Performance Variation Modeling Via Parameter Dimension Reduction”, Mar. 26, 2007, Proceedings of the 8th International Symposium on Quality Electronic Design, six unnumbered pages.
Eric Felt et al., “Hierarchical Statistical Characterization of Mixed-Signal Circuits Using Behavioral Modeling”, 1996, Proceedings of the International Conference on Computer Aided Design ICCAD, seven pages.
Zhuo Feng et al., “Fast second-order statistical static timing analysis using parameter dimension reduction”, Jun. 4, 2007, Design Automation Conference 2007, pp. 244-249.
Michael Orshansky et al., “A statistical performance simulation methodology for VLSI circuits”, 1998, Design Automation Conference 1998, pp. 402-407.
T. Fujita et al., “A method for linking process-level variability to system performance”, 2000, Proceedings of the Asia and South Pacific Design Automation Conference 2000, pp. 547-551.
Fang Liu et al., “Hierarchical Analysis of Process Variation for Mixed-Signal Systems”, Jan. 18, 2005, Design Automation Conference 2005, pp. 465-470.
Fang Liu et al., “Hierarchical Variance Analysis for Analog Circuits Based on Graph Modelling and Correlation Loop Tracing”, Mar. 7, 2005, Design Automation and Test in Europe 2005, six unnumbered pages.
Stefano Zanella et al., “Modeling of Substrate Noise Injected by Digital Libraries”, 2001, International Symposium on Quality Electronic Design, pp. 488-492.
Hatono et al., “Modeling and Online Scheduling of Flexible Manufacturing Systems Using Stochastic Petri Nets,” Feb. 1991, IEEE Transactions on Software Engineering, vol. 17, iss. 2, pp. 126-132.
Sethi et al., “Hierarchical Production and Setup Scheduling in Stochastic Manufacturing Systems,” Dec. 1994, Proceedings of the 33rdIEEE Conference on Decision and Control, vol. 2, pp. 1571-1576.
Shi et al., “Design and Optimization of Complex Real-Time Dependable Systems,” Feb. 1996, Proceedings of WORDS' 96., Second Workshop on Object-Oriented Real-Time Dependable Systems, pp. 218-224.
Soner et al., “An Asymptotic Analysis of Hierarchical Control of Manufacturing Systems,” Dec. 1988, Proceedings of the 27thIEEE Conference on Decision and Control, vol. 3, pp. 1856-1857.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Hierarchical stochastic analysis process optimization for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hierarchical stochastic analysis process optimization for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical stochastic analysis process optimization for... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2667126

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.