Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2005-09-06
2005-09-06
Thomson, W. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S016000, C703S014000, C716S030000, C716S030000, C716S030000, C717S130000, C717S158000
Reexamination Certificate
active
06941257
ABSTRACT:
A method, system, and data structure for instrumenting a cross-hierarchical simulation event are disclosed herein. The cross-hierarchical simulation event is a function of a first simulation event residing at a first level of simulation model hierarchy and a second simulation event residing at a second level of simulation model hierarchy. In accordance with the present invention, a cross-hierarchical instrumentation entity is defined within the first level of simulation model hierarchy utilizing an instrumentation declaration comment containing data representing a cross-hierarchical instrumentation entity. A first input of said instrumentation entity is connected to the first simulation event and a second input of the instrumentation entity is connected to the second simulation event utilizing an input port mapping comment that declares the cross-hierarchical instrumentation entity to generate a cross-hierarchical simulation event.
REFERENCES:
patent: 5103450 (1992-04-01), Whetsel
patent: 5544067 (1996-08-01), Rostoker et al.
patent: 5605895 (1997-02-01), Raimi
patent: 5680332 (1997-10-01), Raimi et al.
patent: 5812416 (1998-09-01), Gupte et al.
patent: 5841967 (1998-11-01), Sample et al.
patent: 5883809 (1999-03-01), Sullivan et al.
patent: 5910897 (1999-06-01), Dangelo et al.
patent: 5920490 (1999-07-01), Peters
patent: 5943490 (1999-08-01), Sample
patent: 6052524 (2000-04-01), Pauna
patent: 6182206 (2001-01-01), Baxter
patent: 6195629 (2001-02-01), Bargh et al.
patent: 6196627 (2001-03-01), Bargh et al.
patent: 6202042 (2001-03-01), Bargh et al.
patent: 6212491 (2001-04-01), Bargh et al.
patent: 6223142 (2001-04-01), Bargh et al.
patent: 6470482 (2002-10-01), Rostoker et al.
“HDL Chip Design” by Douglas J. Smith, 1996, ISBN 0-9651934-3-8, Chapter 5 “Structuring a Design” pp. 113-130.
Microsoft Computer Dictionary, Fourth Edition, by Microsoft Press, JoAnne Woodcock as Senior Contributor, ISBN 0-7356-0615-3, May 1999, pp. 96-97.
Related Co-Pending U.S. Appl. No. 09/345,163, filed Jun. 29, 1999, John F. Bargh, et al.
Related Co-Pending U.S. Appl. No. 09/729,465, filed Dec. 5, 2000, Derek Edward Williams.
Related Co-Pending U.S. Appl. No. 09/751,802, filed Dec. 29, 2000, Wolfgang Roesner et al.
Related Co-Pending U.S. Appl. No. 09/751,803, filed Dec. 29, 2000, Wolfgang Roesner et al.
Related Co-Pending U.S. Appl. No. 09/752,251, filed Dec. 30, 2000, Wolfgang Roesner et al.
Related Co-Pending U.S. Appl. No. 09/752,252, filed Dec. 30, 2000, Wolfgang Roesner et al.
Roesner Wolfgang
Williams Derek Edward
Dillon & Yudell LLP
International Business Machines - Corporation
McBurney Mark E.
Thomson W.
LandOfFree
Hierarchical processing of simulation model events does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hierarchical processing of simulation model events, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical processing of simulation model events will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3446711