Hierarchical multiple bus computer architecture

Details Hierarchical multiple bus computer architecture Hierarchical multiple bus computer architecture

1988-10-24

1990-03-27

Zache, Raulfe B.

Boots, shoes, and leggings

3642281, 3642283, 364230, 3642304, G06F 1516

Patent

active

049126334

ABSTRACT:
A modular and hierarchical multiple bus computer architecture in which the master bus and slave bus are substantially identical, and communicate through a combination of an interface controller and a shared dual port RAM responsive to a shared RAM controller. Processor engine modules including a bus, a processor, an interface controller, a shared dual port RAM, and a shared RAM controller are horizontally and/or vertically integrated at multiple levels without major restructuring of the composite system control operations by having each slave processor engine module interface as a peripheral upon the bus of its master. The modularity of the architecture allows the use of standard peripherals and platform processor engines to expand memory or increase functionality without burdening the master bus processor engine. Each slave bus processor engine is fully functional as an independent processor with mastery over its own bus. The architecture is particularly efficient in extended data base, fault tolerant data base or multi-communication system adapter interface functions.

REFERENCES:
patent: 4099236 (1978-07-01), Goodman et al.
patent: 4368514 (1983-01-01), Persaud et al.
patent: 4376973 (1983-03-01), Chivers
patent: 4396978 (1983-08-01), Hammer et al.
patent: 4674033 (1987-06-01), Miller
patent: 4688171 (1987-08-01), Selim et al.

Affiliated with

Also associated with

Rating

Hierarchical multiple bus computer architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hierarchical multiple bus computer architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical multiple bus computer architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1655721