Hierarchical memory system for microcode and means for correctin

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395568, 395595, G06F 924

Patent

active

058988670

ABSTRACT:
A multiprocessor computer system includes a system clock, a main memory connected through a memory bus to a microinstruction memory and a microinstruction decoder. Circuitry detects whether the microinstruction being decoded is the wrong microinstruction or has a parity error. On detection of such an erroneous microinstruction, the microinstruction is reloaded from the main memory into the microinstruction memory and then passed to the microinstruction decoder without interrupting the system clock or operation of the other processors.

REFERENCES:
patent: 3959783 (1976-05-01), Fressineau et al.
patent: 4204252 (1980-05-01), Hitz et al.
patent: 4231089 (1980-10-01), Lewine et al.
patent: 4356550 (1982-10-01), Katzman et al.
patent: 4422144 (1983-12-01), Johnson et al.
patent: 4538265 (1985-08-01), Day et al.
patent: 4799145 (1989-01-01), Goss et al.
patent: 4800563 (1989-01-01), Itagaki et al.
patent: 4823252 (1989-04-01), Horst et al.
patent: 4884195 (1989-11-01), Endo
patent: 4920479 (1990-04-01), Hashiguchi
patent: 4955023 (1990-09-01), Tamimoto
patent: 5144242 (1992-09-01), Zeilenga et al.
patent: 5155843 (1992-10-01), Stamm et al.
patent: 5173905 (1992-12-01), Parkinson et al.
patent: 5210758 (1993-05-01), Gomez
patent: 5241547 (1993-08-01), Kim
patent: 5257380 (1993-10-01), Lang
patent: 5347638 (1994-09-01), Desai et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Hierarchical memory system for microcode and means for correctin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hierarchical memory system for microcode and means for correctin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical memory system for microcode and means for correctin will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-692406

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.