Static information storage and retrieval – Addressing – Plural blocks or banks
Patent
1996-11-21
1998-03-03
Nguyen, Tan T.
Static information storage and retrieval
Addressing
Plural blocks or banks
365203, 365205, G11C 700
Patent
active
057243018
ABSTRACT:
An integrated memory array circuit, such as a DRAM, has a global bit line communicating a global bit line signal with a first electrode of each of a plurality of FET devices. The primary global bit line has a plurality of subarray bit lines. Each subarray bit line communicates a subarray bit line signal with a second electrode of one of the FET devices and with a first electrode of each of a plurality of subarray FET devices. Each subarray FET device has a gate communicating a word line signal with a word line. Each subarray FET device has a second electrode communicating a one bit storage signal with a capacitor. Each subarray FET is activated by a word line signal from a corresponding word line to electrically isolate a corresponding capacitor from its corresponding subarray bit line, or to electrically connect the corresponding capacitor with its corresponding subarray bit line. A device senses and amplifies the global bit line signal and outputs an amplified global bit line signal to a column decode device. By using switches and FETs to electrically isolated memory array structure components, data can be temporarily stored on such components, including the device that amplifies the global bit line signal, the global bit line, each of the subarray bit lines, and each of the capacitors.
REFERENCES:
patent: 4056811 (1977-11-01), Baker
patent: 4636988 (1987-01-01), Tran
patent: 4807191 (1989-02-01), Flannagan
patent: 4819207 (1989-04-01), Sakui et al.
patent: 4888732 (1989-12-01), Inoue et al.
patent: 4926382 (1990-05-01), Sakui et al.
patent: 4970685 (1990-11-01), Koyanagi
patent: 4980863 (1990-12-01), Ogihara
patent: 5088062 (1992-02-01), Shikata
patent: 5274598 (1993-12-01), Fujii et al.
patent: 5295101 (1994-03-01), Stephans, Jr. et al.
patent: 5307471 (1994-04-01), Ishikawa
patent: 5353255 (1994-10-01), Komuro
patent: 5361233 (1994-11-01), Kotani
patent: 5367488 (1994-11-01), An
patent: 5384745 (1995-01-01), Konishi et al.
patent: 5386394 (1995-01-01), Kawahara et al.
patent: 5495440 (1996-02-01), Asakura
patent: 5570319 (1996-10-01), Santoro et al.
patent: 5600602 (1997-02-01), Seyyedy
Horiguchi, M., et al., "A Flexible Redundancy Technique for High-Density DRAMs", IEEE Journal of Solid-State Circuits, 26, No. 1, (Jan., 1991).
Sugibayashi, T., et al., A 1Gb DRAM for File Applications, 1995 IEEE International Solid-State Circuits Conference, Feb. 17, 1995.
Micro)n Technology, Inc.
Nguyen Tan T.
LandOfFree
Hierarchical memory array structure having electrically isolated does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hierarchical memory array structure having electrically isolated, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical memory array structure having electrically isolated will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2255395