Hierarchical flow control for router ATM interfaces

Details Hierarchical flow control for router ATM interfaces Hierarchical flow control for router ATM interfaces

2004-09-24

2009-10-20

Chery, Dady (Department: 2416)

Multiplex communications

Data flow congestion prevention or control

Flow control of data transmission through a network

C370S395100, C370S395410, C370S395520

Reexamination Certificate

active

07606158

ABSTRACT:
Presently disclosed is an apparatus and method for returning control of bandwidth allocation and packet scheduling to the routing engine in a network communications device containing an ATM interface. Virtual circuit (VC) flow control is augmented by the addition of a second flow control feedback signal from each virtual path (VP). VP flow control is used to suspend scheduling of all VCs on a given VP when traffic has accumulated on enough VCs to keep the VP busy. A new packet segmenter is employed to segment traffic while preserving the first in, first out (FIFO) order in which packet traffic was received. Embodiments of the invention may be implemented using a two-level (per-VC and per-VP) scheduling hierarchy or may use as many levels of flow control feedback-derived scheduling as may be necessitated by multilevel scheduling hierarchies.

REFERENCES:
patent: 5390176 (1995-02-01), Schoute et al.
patent: 6219351 (2001-04-01), Kilkki
patent: 6389026 (2002-05-01), Kozaki et al.
patent: 6522667 (2003-02-01), Oda et al.
patent: 6535513 (2003-03-01), Kao et al.
patent: 6611522 (2003-08-01), Zheng et al.
patent: 6618378 (2003-09-01), Giroux et al.
patent: 6628649 (2003-09-01), Raj et al.
patent: 6657961 (2003-12-01), Lauffenburger et al.
patent: 6792002 (2004-09-01), Tezuka et al.
patent: 6876952 (2005-04-01), Kappler et al.
patent: 6909720 (2005-06-01), Willis
patent: 7023856 (2006-04-01), Washabaugh et al.
patent: 7277448 (2007-10-01), Long et al.
patent: 2003/0043809 (2003-03-01), Kawakami et al.
PCT International Search Report, mailed Feb. 5, 2007.
Written Opinion of the International Searching Authority, mailed Feb. 5, 2007.
Light Reading—Networking the Telecom Industry, “Car Pools & QOS”, Jul. 22, 2004, 4 pages, http://www.lightreading.com/document.asp?doc—id=56635.
David Allan, Nortel Networks, David Thorne, BT, “Technical Report DSL Forum TR-059”, “DSL Evolution—Architecture Requirements for the Support of QoS-Enabled IP Services”, Sep. 2003, pp. 1-48.
Goss, Gregory S., et al., Methods and Apparatus for Maintaining a Queue, U.S. Appl. No. 10/411,172, filed Apr. 10, 2003.
Kappler, Christopher J., et al., Methods and Apparatus for Reducing Arbitration Delay in Channelized Systems by Use of Additional Scheduling Heirarchy, U.S. Appl. No. 10/422,167, filed Apr. 24, 2003.
Kappler, Christopher J., et al., Methods and Apparatus for Scheduling Tasks, U.S. Appl. No. 10/446,597, filed May 28, 2003.
Goss, Gregory S., et al., Methods and Apparatus for Scheduling Operation of a Data Source, U.S. Appl. No. 10/446,981, filed May 28, 2003.
Smith, Scott C., et al., Iterative Architecture for Heirarchical Scheduling, U.S. Appl. No. 10/610,181, filed Jun. 30, 2003.

Affiliated with

Also associated with

Rating

Hierarchical flow control for router ATM interfaces does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hierarchical flow control for router ATM interfaces, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical flow control for router ATM interfaces will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4108262