Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2011-07-12
2011-07-12
Ho, Hoai V (Department: 2827)
Static information storage and retrieval
Floating gate
Particular connection
C365S226000, C365S185180, C365S185110, C365S185230
Reexamination Certificate
active
07978518
ABSTRACT:
Each memory cell string in a generic NAND flash cell block connects to a Common Source Line (CLS). A value for applying to the CSL is centrally generated and distributed to a local switch logic unit corresponding to each NAND flash cell block. For source-line page programming, the distribution line may be called a Global Common Source Line (GCSL). In an array of NAND flash cell blocks, only one NAND flash cell block is selected at a time for programming. To reduce power consumption, only the selected NAND flash cell block receives a value on the CSL that is indicative of the value on the GCSL. Additionally, the CSLs of non-selected NAND flash cell blocks may be disabled through an active connection to ground.
REFERENCES:
patent: 5748531 (1998-05-01), Choi
patent: 5781477 (1998-07-01), Rinerson et al.
patent: 5808935 (1998-09-01), Kwon et al.
patent: 5945717 (1999-08-01), Chevallier
patent: 6175522 (2001-01-01), Fang
patent: 6285599 (2001-09-01), Shimada et al.
patent: 6674120 (2004-01-01), Fujiwara
patent: 6721231 (2004-04-01), Tomohiro
patent: 6856571 (2005-02-01), Lakhani et al.
patent: 6870765 (2005-03-01), Fujiwara
patent: 6914813 (2005-07-01), Chevallier et al.
patent: 6925009 (2005-08-01), Noguchi et al.
patent: 7035129 (2006-04-01), Khanuja
patent: 7126854 (2006-10-01), Park
patent: 7242616 (2007-07-01), Takeuchi
patent: 7259990 (2007-08-01), Maejima et al.
patent: 7269063 (2007-09-01), Chih
patent: 7272048 (2007-09-01), Kang et al.
patent: 7298647 (2007-11-01), Li et al.
patent: 2005/0232012 (2005-10-01), Park
patent: 2005/0275004 (2005-12-01), Watanabe
patent: 2007/0230253 (2007-10-01), Kim
patent: 2008/0106924 (2008-05-01), Cho et al.
patent: 0608075 (1994-07-01), None
patent: 407006593 (1995-01-01), None
patent: 2007109883 (2007-10-01), None
Ken Takeuchi, Shinji Satoh, Ken-Ichi Imamiya, and Koji Sakui, A Source-Line Programming Scheme for Low-Voltage Operation NAND Flash Memories, IEEE Journal of Solid-State Circuits, vol. 35, No. 5 May 2000, Microelectronics Engineering Laboratory, Toshiba Corporation, Japan.
EPO, Extended European Search Report relating to EP application No. 08865169.0 dated Dec. 16, 2010.
Toru Tanzawa et al, “Circuit Techniques for a 1.8-V-Only NAND Flash Memory”, IEEE Journal of Solid-State Circuits, IEEE Service Center, Piscataway, NJ, US, vol. 37, No. 1, Jan. 1, 2002.
Kim Jin-Ki
Pyeon Hong-Beom
Hidalgo Fernando N
Ho Hoai V
Mosaid Technologies Incorporated
Ridout & Maybee LLP
LandOfFree
Hierarchical common source line structure in NAND flash memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hierarchical common source line structure in NAND flash memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical common source line structure in NAND flash memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2705179