Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Clock or pulse waveform generating
Patent
1995-08-18
1997-04-08
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Clock or pulse waveform generating
327147, 327156, H03K 513
Patent
active
056191588
ABSTRACT:
A clocking system for complex electronic devices is created in an hierarchial manner whereby the master clock pulse is provided to a plurality of digital pulse aligners which in turn provide phase aligned clock signals at the field replaceable unit level to either a slave clock or a digital phase aligner. The slave clock or the digital phase aligner at the field replaceable unit level in turn provides an aligned clock pulse to a timing node on respective chips. A third level of the hierarchy provides similarly aligned pulses to individual using-circuits on the chips of the system. The digital phase aligner, aligning the output pulse at the timing node of the next level with the reference pulses being provided to the digital phase aligner at each level, insures that the timing pulses arriving at the utilizing circuits are synchronously aligned with clock pulses of the master clock. The system provides dramatic simplification of replacement of either field replaceable units or individual components within field replaceable units. The system is self-phasing and self-correcting to accommodate timing misalignments caused by any variations in the timing delays at all levels, thereby reducing the jitter that must be accommodated.
REFERENCES:
patent: 4482819 (1984-11-01), Oza et al.
patent: 4794596 (1988-12-01), Gloyne et al.
patent: 4805195 (1989-02-01), Keegan
patent: 4847516 (1989-07-01), Fujita et al.
patent: 4860288 (1989-08-01), Teske et al.
patent: 5043596 (1991-08-01), Masuda et al.
patent: 5077676 (1991-12-01), Johnson et al.
patent: 5087829 (1992-02-01), Ishibashi et al.
patent: 5122679 (1992-06-01), Ishii et al.
patent: 5163068 (1992-11-01), El-Amawy
patent: 5184027 (1993-02-01), Masuda et al.
patent: 5235566 (1993-08-01), Merrill
patent: 5258660 (1993-11-01), Nelson et al.
patent: 5307381 (1994-04-01), Ahuja
patent: 5317285 (1994-05-01), Chen
patent: 5341091 (1994-08-01), Kurita
patent: 5361277 (1994-11-01), Grover
patent: 5373535 (1994-12-01), Ellis et al.
patent: 5394490 (1995-02-01), Kato et al.
patent: 5422915 (1995-06-01), Byers et al.
IBM Technical Disclosure Bulletin, vol. 17, No. 4, Sep. 1974, pp. 1051-1052 "Programmable On-Chip Clock Generator", W. Cordaro et al.
IBM Technical Disclosure Bulletin. vol. 18, No. 7 Dec. 1975, pp. 2317-2318, "Phase-Lock Loop Using Variable Path Delay as Substitute for Frequency" A.M. Gindi.
IBM Technical Disclosure Bulletin, vol. 19, No. 5, Oct. 1976, pp. 1900-1904, "Synchronized Clocking System" A.M. Gindi et al.
IBM Technical Disclosure Bulletin, vol. 37, No. 3, Mar. 1994, pp. 651-652 "High Speed Phase Compensated System Clock Generator".
IBM Technical Disclosure Bulletin, vol. 37, No. 7, Jul. 1994 pp. 401-407. "Proposal of Mechanism for Source Clock Recovery Through Asynchronous Networks".
IBM Technical Disclosure Bulletin, vol. 37, No. 7, Jul. 1994, pp. 615-616, "Single Clock Distribution With Built-in Test Capabilities".
IBM Technical Disclosure Bulletin, vol. 26, No. 8, Jan. 1994 pp. 4161-4162 "Programmable Clock Synchronization In a Skewed Clock Environment", T.A. Stranko et al.
IBM Technical Disclosure Bulletin, vol. 27, No. 1B, Jun. 1984 pp. 795-796, "High Speed Multi-Function Computer Clock Circuit With A Variable Frequency Output" J.M. Fleurbaaij et al.
IBM Technical Disclosure Bulletin, vol. 32, No. 5B, Oct. 1989 pp. 302-307, "Cycle Time Optimization Subject to Performance Constraint".
Casal Humberto F.
Davidson Joel R.
Li Hehching H.
Lo Yuan C.
Nguyen Trong D.
Callahan Timothy P.
International Business Machines Corp.
Lam T.
Letson Laurence R.
LandOfFree
Hierarchical clocking system using adaptive feedback does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hierarchical clocking system using adaptive feedback, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical clocking system using adaptive feedback will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2399838