Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2000-11-20
2004-06-08
Mai, Tan V. (Department: 2124)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S709000
Reexamination Certificate
active
06748411
ABSTRACT:
TECHNICAL FIELD
This invention relates generally to integrated circuits, and more particularly to multiple input split adders capable of a split-add operation wherein two sets of operands are added simultaneously to increase computational throughput in a split add mode or capable of a hierarchical carry-select add operation to increase computational throughput in a hierarchical carry select add mode.
BACKGROUND OF THE INVENTION
Addition forms the basis of many processing operations including counting, subtraction, multiplication, and filtering. A wide variety of adder circuits that add binary numbers provide an implementation with a trade-off between the speed of completing the addition operation and the amount of hardware, as measured by area required on an integrated circuit, to complete an addition operation. While three binary number representations are available, sign-magnitude, one's complement, and two's complement, computations are more efficient using the two's complement number representation. Adders can be used to accomplish subtraction by generating the two's complement of the subtrahend and adding the minuend. The two's complement of the subtrahend can be generated internal to the adder by providing the subtrahend in one's complement representation and adding one using the carry-in input to the adder.
A split adder is an adder that is capable of operating in a non-split mode on operands having a relatively large number of bits, and in split mode is capable of operating as more than one adder on operands having relatively fewer bits. In split mode operation, input vectors may be portioned into smaller vectors. The smaller vectors may be of the same number of bits or a different number of bits. In split mode operation, the operands to each adder comprising the split adder may be independent of other operands. Split adders are employed to take advantage of existing hardware where a tradeoff between precision and the number of adders can be made, and to gain additional computational throughput without requiring additional hardware. Split-adders in which the most significant bit portion of two operands are added in a first portion of an adder, and the least significant bit portions of two operands are added in a second portion of an adder are known. Known split-adders, however, can not accommodate more than two operands as inputs or hierarchical carry-select addition.
SUMMARY OF THE INVENTION
In accordance with the invention, an adder or an integrated circuit including an adder, includes a hierarchical carry-select split adder capable of operating in a split mode of operation when a mode select input takes on a first state, and is capable of operating in a hierarchical carry-select mode of operation when the mode select input takes on a second state.
REFERENCES:
patent: 4041461 (1977-08-01), Kratz et al.
patent: 4354249 (1982-10-01), King et al.
patent: 4490807 (1984-12-01), Chevillat
patent: 4525797 (1985-07-01), Holden
patent: 4707800 (1987-11-01), Montrone et al.
patent: 4768160 (1988-08-01), Yokoyama
patent: 4852037 (1989-07-01), Aoki
patent: 4872131 (1989-10-01), Kubota
patent: 4903225 (1990-02-01), Brost
patent: 4945507 (1990-07-01), Ishida
patent: 4949292 (1990-08-01), Hoshino
patent: 4970677 (1990-11-01), Young
patent: 4996661 (1991-02-01), Cox
patent: 5018093 (1991-05-01), Shih
patent: 5027312 (1991-06-01), Knauer et al.
patent: 5101372 (1992-03-01), Heaslip
patent: 5103419 (1992-04-01), Toyokura
patent: 5175702 (1992-12-01), Beraud et al.
patent: 5206827 (1993-04-01), Tsuruta
patent: 5278781 (1994-01-01), Aoso et al.
patent: 5327369 (1994-07-01), Ashkenazi
patent: 5351207 (1994-09-01), Girard
patent: 5390135 (1995-02-01), Lee et al.
patent: 5442580 (1995-08-01), Fettweis
patent: 5448509 (1995-09-01), Lee
patent: 5475824 (1995-12-01), Grochowski et al.
patent: 5522085 (1996-05-01), Harrison et al.
patent: 5600847 (1997-02-01), Guttag et al.
patent: 5631860 (1997-05-01), Morinaka
patent: 5684728 (1997-11-01), Okayama
patent: 5757685 (1998-05-01), Ohuchi
patent: 5883824 (1999-03-01), Lee et al.
patent: 5889689 (1999-03-01), Alidina
patent: 5933362 (1999-08-01), Inoue
patent: 5987490 (1999-11-01), Alidina et al.
patent: 6003125 (1999-12-01), Shippy
patent: 6449629 (2002-09-01), Morgan
patent: 6584485 (2003-06-01), Aoki et al.
patent: 0 530 936 (1991-09-01), None
patent: 0 654 733 (1993-11-01), None
patent: 0 660 245 (1993-12-01), None
patent: 0 615 199 (1994-09-01), None
patent: 2 319 152 (1998-05-01), None
patent: PCT WO 98.35301 (1998-02-01), None
European Standard Search Report—Dated: Mar. 4, 1999.
European Standard Search Report—Dated: Aug. 18, 2000.
European Standard Search Report—Dated: Mar. 27, 1997.
Patent Abstracts of Japan, dated Dec. 23, 1977 to Fujitsu Ltd.
Patent Abstracts of Japan, dated Nov. 13, 1986 to Mitsubishi Electric Corp.
“Viterbi Decoding Techniques In The TMS320C54X Family”, Texas Instrument, Henry Hendrix, Jun. 1996, pp. 1-19.
“Superscaler Processor Delivers 400 MIPS For DSP and Control Needs”, pp. 37-42
“Computer Arithmetic Algorithms,” Brookside Court Publishers, Amherst, Massachusetts 01002, Israel Koren, 1998.
Agere Systems Inc.
Mai Tan V.
LandOfFree
Hierarchical carry-select multiple-input split adder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hierarchical carry-select multiple-input split adder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical carry-select multiple-input split adder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3355828