Hierarchical busing architecture for a very large semiconductor

Details Hierarchical busing architecture for a very large semiconductor Hierarchical busing architecture for a very large semiconductor

1990-12-07

1993-06-01

LaRoche, Eugene R.

Static information storage and retrieval

Addressing

Plural blocks or banks

36523001, G11C 800

Patent

active

052166376

ABSTRACT:
A very large memory structure in which the extent and capacitive loading of global buses are reduced by an arrangement in which global data, address and control buses are connected to column buses through a column disable block for each column of memory modules. The column disable blocks also provide for selection of only a subset of data lines for connection between the global data bus and an associated column data bus. Further, a column disable register in each column disable block permits output from the column data bus to be selectively ignored on the basis of bit position. The column disable registers are uniquely addressable by column, for the selective disablement of column data bus lines. In the described embodiment of the invention, the global buses are triply redundant and the column disable blocks also include voting circuitry for processing of signals from the global buses.

REFERENCES:
patent: 3685020 (1972-08-01), Meade
patent: 4688197 (1987-08-01), Novak
patent: 4742474 (1988-05-01), Knierim
patent: 4807191 (1989-02-01), Flannagan
patent: 4916603 (1990-04-01), Ryan
patent: 4958323 (1990-09-01), Sugawara
patent: 4982378 (1991-01-01), Matsushita
patent: 5025420 (1991-06-01), Kimura
patent: 5033624 (1991-07-01), O'Connell
patent: 5084838 (1992-01-01), Kajimoto

Affiliated with

Also associated with

Rating

Hierarchical busing architecture for a very large semiconductor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hierarchical busing architecture for a very large semiconductor , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical busing architecture for a very large semiconductor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1820356