Static information storage and retrieval – Addressing – Particular decoder or driver circuit
Reexamination Certificate
2006-07-31
2009-12-15
Tran, Michael T (Department: 2827)
Static information storage and retrieval
Addressing
Particular decoder or driver circuit
C365S185240
Reexamination Certificate
active
07633828
ABSTRACT:
Circuits and methods are described for decoding exemplary memory arrays of programmable and, in some embodiments, re-writable passive element memory cells, which are particularly useful for extremely dense three-dimensional memory arrays having more than one memory plane. In addition, circuits and methods are described for selecting one or more array blocks of such a memory array, for selecting one or more word lines and bit lines within selected array blocks, for conveying data information to and from selected memory cells within selected array blocks, and for conveying unselected bias conditions to unselected array blocks.
REFERENCES:
patent: 4879692 (1989-11-01), Tokushige
patent: 5245570 (1993-09-01), Fazio et al.
patent: 5517462 (1996-05-01), Iwamoto et al.
patent: 5587959 (1996-12-01), Tsukude
patent: 6034882 (2000-03-01), Johnson et al.
patent: 6259627 (2001-07-01), Wong
patent: 6420215 (2002-07-01), Knall et al.
patent: 6490218 (2002-12-01), Vyvoda et al.
patent: 6498752 (2002-12-01), Hsu et al.
patent: 6525953 (2003-02-01), Johnson
patent: 6856572 (2005-02-01), Scheuerlein et al.
patent: 6859410 (2005-02-01), Scheuerlein et al.
patent: 6879505 (2005-04-01), Scheuerlein
patent: 6952030 (2005-10-01), Herner et al.
patent: 6952043 (2005-10-01), Vyvoda et al.
patent: 7054219 (2006-05-01), Petti et al.
patent: 7079417 (2006-07-01), Nam et al.
patent: 7142471 (2006-11-01), Fasoli et al.
patent: 7167397 (2007-01-01), Paillet et al.
patent: 7272052 (2007-09-01), Scheuerlein et al.
patent: 2002/0031036 (2002-03-01), Muranaka et al.
patent: 2004/0188714 (2004-09-01), Scheuerlein et al.
patent: 2005/0041468 (2005-02-01), Mihnea et al.
patent: 2005/0052915 (2005-03-01), Herner et al.
patent: 2005/0078514 (2005-04-01), Scheuerlein et al.
patent: 2005/0158950 (2005-07-01), Scheuerlein et al.
patent: 2006/0120200 (2006-06-01), Pochmuller
patent: 2006/0145193 (2006-07-01), So et al.
patent: 2006/0146639 (2006-07-01), Fasoli et al.
patent: 2006/0221752 (2006-10-01), Fasoli et al.
patent: 2006/0250836 (2006-11-01), Herner et al.
patent: 2006/0250837 (2006-11-01), Herner et al.
patent: 2006/0268626 (2006-11-01), Hamzaoglu et al.
patent: 2006/0280022 (2006-12-01), Kono et al.
patent: 2007/0069276 (2007-03-01), Scheuerlein et al.
patent: 2007/0070690 (2007-03-01), Scheuerlein et al.
patent: 2007/0072360 (2007-03-01), Kumar et al.
patent: 2007/0090425 (2007-04-01), Kumar et al.
patent: 2007/0171744 (2007-07-01), Mokhlesi et al.
U.S. Appl. No. 11/461,339, filed Jul. 31, 2006, entitled “Passive Element Memory Array Incorporating Reversible Polarity Word Line and Bit Line Decoders” by Luca G. Fasoli, Christopher J. Petti, and Roy E. Scheuerlein.
U.S. Appl. No. 11/461,364, filed Jul. 31, 2006, entitled “Method for Using a Passive Element Memory Array Incorporating Reversible Polarity Word Line and Bit Line Decoders” by Luca G. Fasoli, Christopher J. Petti, and Roy E. Scheuerlein.
U.S. Appl. No. 11/461,352, filed Jul. 31, 2006, entitled “Dual Data-Dependent Busses for Coupling Read/Write Circuits to a Memory Array” by Roy E. Scheuerlein and Luca G. Fasoli.
U.S. Appl. No. 11/461,369, filed Jul. 31, 2006, entitled “Method for Using Dual Data-Dependent Busses for Coupling Read/Write Circuits to a Memory Array” by Roy E. Scheuerlein and Luca G. Fasoli.
U.S. Appl. No. 11/461,359, filed Jul. 31, 2006, entitled “Memory Array Incorporating Two Data Busses for Memory Array Block Selection” by Roy E. Scheuerlein, Luca G. Fasoli, and Christopher J. Petti.
U.S. Appl. No. 11/461,372, filed Jul. 31, 2006, entitled “Method for Using Two Data Busses for Memory Array Block Selection” by Roy E. Scheuerlein, Luca G. Fasoli, and Christopher J. Petti.
U.S. Appl. No. 11/461,362, filed Jul. 31, 2006, entitled “Hierarchical Bit Line Bias Bus for Block Selectable Memory Array” by Roy E. Scheuerlein and Luca G. Fasoli.
U.S. Appl. No. 11/461,376, filed Jul. 31, 2006, entitled “Method for Using a Hierarchical Bit Line Bias Bus for Block Selectable Memory Array” by Roy E. Scheuerlein and Luca G. Fasoli.
U.S. Appl. No. 11/496,874, filed Jul. 31, 2006, entitled “Mixed-Use Memory Array” by Roy Scheuerlein.
U.S. Appl. No. 11/496,983, filed Jul. 31, 2006, entitled “Method for Using a Mixed-Use Memory Array” by Roy Scheuerlein.
U.S. Appl. No. 11/496,870, filed Jul. 31, 2006, entitled “Mixed-Use Memory Array With Different Data States” by Roy Scheuerlein and Christopher Petti.
U.S. Appl. No. 11/497,021, filed Jul. 31, 2006, entitled “Method for Using a Mixed-Use Memory Array With Different Data States” by Roy Scheuerlein and Christopher Petti.
U.S. Appl. No. 11/461,393, filed Jul. 31, 2006, entitled “Controlled Pulse Operations in Non-Volatile Memory” by Roy Scheuerlein.
U.S. Appl. No. 11/461,399, filed Jul. 31, 2006, entitled “Systems for Controlled Pulse Operations in Non-Volatile Memory” by Roy Scheuerlein.
U.S. Appl. No. 11/461,410, filed Jul. 31, 2006, entitled “High Bandwidth One-Time Field-Programmable Memory” by Roy Scheuerlein and Christopher J. Petti.
U.S. Appl. No. 11/461,419, filed Jul. 31, 2006, entitled “Systems for High Bandwidth One-Time Field-Programmable Memory” by Roy Scheuerlein and Christopher J. Petti.
U.S. Appl. No. 11/461,424, filed Jul. 31, 2006, entitled “Reverse Bias Trim Operations in Non-Volatile Memory” by Roy Scheuerlein and Tanmay Kumar.
U.S. Appl. No. 11/461,431, filed Jul. 31, 2006, entitled “Systems for Reverse Bias Trim Operations in Non-Volatile Memory” by Roy Scheuerlein and Tanmay Kumar.
U.S. Appl. No. 11/461,343, filed Jul. 31, 2006, entitled “Apparatus for Reading a Multi-Level Passive Element Memory Cell Array” by Roy E. Scheuerlein, Tyler Thorp, and Luca G. Fasoli.
U.S. Appl. No. 11/461,367, filed Jul. 31, 2006, entitled “Method for Reading a Multi-Level Passive Element Memory Cell Array” by Roy E. Scheuerlein, Tyler Thorp, and Luca G. Fasoli.
International Search Report and Written Opinion, mailed Mar. 18, 2008, for PCT/US2007/074904, filed Jul. 31, 2007 entitled, “Method and Apparatus for Hierarchical Bit Line Bias Bus for Block Selectable Memory Array,” by applicant SanDisk 3D LLC, 10 pages.
International Search Report and Written Opinion, mailed Mar. 7, 2008, for PCT/US2007/074903, filed Jul. 31, 2007 entitled, “Method and Apparatus for Memory Array Incorporating Two Data Busses for Memory Array Block Selection,” by applicant SanDisk 3D LLC, 7 pages.
Non-Final Office Action mailed Aug. 9, 2007 for U.S. Appl. No. 11/461,376, 10 pages.
Non-Final Office Action mailed Aug. 8, 2008 for U.S. Appl. No. 11/461,376, 11 pages.
Final Office Action mailed Apr. 3, 2009 for U.S. Appl. No. 11/461,376, 16 pages.
Fasoli Luca G.
Scheuerlein Roy E.
SanDisk 3D LLC
Tran Michael T
Zagorin O'Brien Graham LLP
LandOfFree
Hierarchical bit line bias bus for block selectable memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hierarchical bit line bias bus for block selectable memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical bit line bias bus for block selectable memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4060707