Hierarchially arranged memory system for a data processing arran

Details Hierarchially arranged memory system for a data processing arran Hierarchially arranged memory system for a data processing arran

1977-09-12

1978-12-19

Springborn, Harvey E.

Boots, shoes, and leggings

G06F 1300

Patent

active

041308700

ABSTRACT:
A hierarchially arranged memory system is described for a data processing system having virtual addressing. A three-level working memory is provided, along with an auxiliary memory, in a data processing system containing a secondary buffer between the main memory and a rapid buffer memory. Whereas the main memory contains all actual storage areas, i.e. the memory pages of the inactive processes which were required for the processing period just passed, the actual storage area for the successor process, independent from the operating system, is set independently by its own microprocessor.

REFERENCES:
patent: 3412382 (1968-11-01), Couleur et al.
patent: 3461434 (1969-08-01), Barton et al.
patent: 3546677 (1970-12-01), Barton et al.
patent: 3614745 (1971-10-01), Podvin
patent: 3665487 (1972-05-01), Campbell et al.
patent: 3778776 (1973-12-01), Hakozari
patent: 3858182 (1974-12-01), Delagi
patent: 4035778 (1977-07-01), Ghanem

Affiliated with

Also associated with

Rating

Hierarchially arranged memory system for a data processing arran does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hierarchially arranged memory system for a data processing arran, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchially arranged memory system for a data processing arran will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2376230