Active solid-state devices (e.g. – transistors – solid-state diode – Heterojunction device
Reexamination Certificate
2005-01-11
2005-01-11
Pham, Long (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Heterojunction device
C257S197000, C257S200000
Reexamination Certificate
active
06841806
ABSTRACT:
An integrated circuit includes a heterojunction thyristor device having an anode terminal, a cathode terminal, a first injector terminal operably coupled to a first quantum well channel disposed between the anode terminal and the cathode terminal, and a second injector terminal operably coupled to a second quantum well channel disposed between the anode terminal and the cathode terminal. Bias elements operate the heterojunction thyristor device in a mode that provides substantially linear voltage gain for electrical signals supplied to at least one of the first and second injector terminals for output to at least one output node. Preferably, the bias elements include a first DC current source operably coupled to an n-type modulation doped quantum well structure, a second DC current source operably coupled to a p-type modulation doped quantum well structure, a first bias resistance operably coupled between a high voltage supply and the anode terminal, and a second bias resistance operably coupled between the cathode terminal and a low voltage supply. The bias elements provide a current passing from the anode terminal to the cathode terminal that is below a characteristic hold current for the heterojunction thyristor device to thereby inhibit switching of the heterojunction thyristor device. The DC current provided by the DC current sources controls the amount of voltage gain provided by the heterojunction thyristor device.
REFERENCES:
patent: 3919656 (1975-11-01), Sokal et al.
patent: 4424525 (1984-01-01), Mimura
patent: 4658403 (1987-04-01), Takiguchi et al.
patent: 4683484 (1987-07-01), Derkits, Jr.
patent: 4806997 (1989-02-01), Simmons et al.
patent: 4814774 (1989-03-01), Herczfeld
patent: 4827320 (1989-05-01), Morkoc et al.
patent: 4829272 (1989-05-01), Kameya
patent: 4899200 (1990-02-01), Shur et al.
patent: 4949350 (1990-08-01), Jewell et al.
patent: 5010374 (1991-04-01), Cooke et al.
patent: 5105248 (1992-04-01), Burke et al.
patent: 5150185 (1992-09-01), Yamada
patent: 5202896 (1993-04-01), Taylor
patent: 5337328 (1994-08-01), Lang et al.
patent: 5386128 (1995-01-01), Fossum et al.
patent: 5422501 (1995-06-01), Bayraktaroglu
patent: 5436759 (1995-07-01), Dijaili et al.
patent: 5698900 (1997-12-01), Bozada et al.
patent: 5739554 (1998-04-01), Edmond et al.
patent: 6031243 (2000-02-01), Taylor
patent: 6043519 (2000-03-01), Shealy et al.
patent: 6320212 (2001-11-01), Chow
patent: 6362065 (2002-03-01), Swanson et al.
patent: 20020067877 (2002-06-01), Braun et al.
10-Gb/s High-Speed Monolithically Integrated Photoreceiver Using InGaAs p-l-n PD and Planar Doped InA1As/InGaAs HEMT'sby Y. Akahori et al., IEEE Photonics Technology Letters, vol. 4, No. 7, Jul. 1992.
10-Gbit/s InP-Based High-Performance Monolithic Photoreceivers Consisting of p-i-n Photodiodes and HEMT'sby Kiyoto Takahata et al., IEICE TRANS. ELECTRON., vol. E83-C, No. 6, Jun. 2000.
10 Ghz Bandwidth Monolithic p-i-n Modulation-Doped Field Effect Transistor Photoreceiverby N.K. Dutta et al., Appl. Phys. Lett., vol. 63, No. 15, Oct. 11, 1993.
20 Gbit/s Long Wavelength Monolithic Integrated Photoreceiver Grown on GaAsby V. Hurm et al., Electronic Letters, vol. 33, No. 7, Mar. 27, 1997.
Heterojunction Field-Effect Transistor(HFET) by G.W. Taylor et al., Electronics Letters, vol. 22, No. 15, pp. 784-786, Jul. 17, 1986.
High Temperature Annealing of Modulation Doped GaAs/A1GaAs Heterostructures for FET Applicationsby H. Lee et al., 1983 IEEE/Cornell Conf. On High-Speed Semiconductor Devices & Ckts, 8/83.
Monolithic Integrated Optoelectronic Circuitsby M. Berroth et al., 0-7803-2442-0-8/95 IEEE, 1995.
Physical Layer Solution for Very Short Reach Applications Utilizing Parallel Opticsby Steve Ahart, Agilent Technologies, ONIDS 2002.
Parallel Optics: the Solution for High-Speed Interconnectsdownloaded from www.paralleloptics.org, Dec. 2000, updated Apr., May, Jul., Sept., Nov. 2001 and Jan., Apr. and Jul. 2002.
Submicrometre Gate Length Scaling of Inversion Channel Heterojunction Field Effect Transistorby P.A. Kiely et al., Electronics Letters, vol. 30, No. 6, Mar. 17, 1994.
Theorectical and Experimental Results for the Inversion Channel Heterostructure Field Effect Transistorby G.W. Taylor et al., IEE Proceedings-G, vol. 140, No. 6, Dec. 1993.
Cai Jianhong
Taylor Geoff W.
Gordon & Jacobson, PC
Opel, Inc.
Pham Long
The University of Connecticut
Trinh (Vikki) Hoa B.
LandOfFree
Heterojunction thyristor-based amplifier does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Heterojunction thyristor-based amplifier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Heterojunction thyristor-based amplifier will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3372592