Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2005-12-05
2009-11-24
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
Reexamination Certificate
active
07624250
ABSTRACT:
The disclosure describes a processor having processor cores integrated on the same die that have different functional operationality. The processor also includes a chain of multiple dedicated unidirectional connections spanning processor cores. The multiple dedicated unidirectional connections terminate in registers within the respective processor cores. The registers may form a queue such as a ring queue.
REFERENCES:
patent: 6769033 (2004-07-01), Bass et al.
patent: 6809734 (2004-10-01), Suzuoki et al.
patent: 6865157 (2005-03-01), Scott et al.
patent: 6868476 (2005-03-01), Rosenbluth et al.
patent: 6876561 (2005-04-01), Wolrich et al.
patent: 6980427 (2005-12-01), Garnett et al.
patent: 7058828 (2006-06-01), Barr et al.
patent: 7395471 (2008-07-01), Whetsel
patent: 2003/0145173 (2003-07-01), Wilkinson, III et al.
patent: 2005/0149691 (2005-07-01), Lakshmanamurthy et al.
Vermeulen, B., etal., IEEE 1149.1-compliant Access Architecture for Multiple Core Debug on Digital System Chips, 2002, IEEE, pp. 55-63.
Katopis. G.A., etal..,T-Rex, A Blade Packaging Architecture for Mainframe Servers, Feb. 2005,, IEEE transactions on advanced packaging, pp. 24-31.
Kapil, Sanjiv, etal. A Chip Multithreaded Processor for Network Facing Workloads, 2004, IEEE pp. 20-30.
Intel IXP1200 Network Processor Family, Microcode Programmer's Reference Manual Mar. 2002, Part No. 278304-011, 314 pages.
C-5 Network Processor Architecture Guide, C-5 NP Do Release, Motorola, May 31, 2001, pp. 1-212 & 365-377.
IA-32 Intel Architecture Optimization Reference Manual, Order No. 248966-011, 1999-2004.
Kumar et al, Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction, Proceedings of the 36th Int'l symposium on Micorarchitecture IEEE 2003.
Intel XScale Core Developer's Manual, Jan. 2004, 220 pages.
Chan Kar Meng
Lau Sinn Wee
Loh Choon Yee
Coleman Eric
Intel Corporation
LandOfFree
Heterogeneous multi-core processor having dedicated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Heterogeneous multi-core processor having dedicated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Heterogeneous multi-core processor having dedicated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4141943