Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With contact or lead
Patent
1996-12-13
1998-05-26
Thomas, Tom
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With contact or lead
257706, 156 94, 438 4, 438 15, 438119, H01L 3118
Patent
active
057570736
ABSTRACT:
A direct chip attach to heatsink structure is shown and described which implements rework when the chip must be removed and replaced. A laminated heatsink includes a metal heatsink with a foil layer adhered to the chip attachment surface with the assembly secured to a carrier at a cutout opening therein that defines the chip attach site. The adhesive, either a dry film adhesive or a pressure sensitive adhesive, secures foil layer to heatsink and provides the interface of separation when a chip must be removed and replaced. By peeling the foil away from the heatsink, the foil, chip and non-reworkable die attach adhesive are removed as a unit, leaving no chip attach adhesive residue at the attachment site to be scraped or abraded away. The replacement chip can be installed either by directly installing with new die attach adhesive or by first restoring the foil layer prior to chip installation. The foil may be applied over the entire surface of the heatsink or may be patterned to provide the laminated foil coating only beneath the chip attach site. Further, the foil and heatsink may be of dissimilar metals to impart varying characteristics, such as a solderable surface to an aluminum heatsink. Also, the technique would be applicable to direct chip attachment directly to a rigid or flexible electronic circuit carrier assembly. In another form, the invention may be implemented using a foil layer with adhesive on both sides to secure the chip to a heatsink at the carrier assembly chip attach location. A further form of the invention uses a tape cavity packaging structure wherein the carrier assembly includes a laminated carrier/heatsink with aligned openings that create a chip attach cavity in the package and foil bonded to the heatsink across the base of the chip cavity by a layer of adhesive that also presents a chip attach adhesive across the base of the chip attach cavity. The structure affords a low profile assembly, enables rework/replacement, shortens wire lengths and reduces wirebond loop heights.
REFERENCES:
patent: 4012832 (1977-03-01), Crane
patent: 4075388 (1978-02-01), Doss
patent: 4242157 (1980-12-01), Gehle
patent: 4436242 (1984-03-01), Shisler et al.
patent: 4664739 (1987-05-01), Aurichio
patent: 4818823 (1989-04-01), Bradley
patent: 5137836 (1992-08-01), Lam
patent: 5146981 (1992-09-01), Samarov
patent: 5182852 (1993-02-01), Montanari
patent: 5268048 (1993-12-01), Leibovitz et al.
patent: 5451285 (1995-09-01), Santo et al.
patent: 5471027 (1995-11-01), Call et al.
patent: 5601675 (1997-02-01), Hoffmeyer et al.
patent: 5632438 (1997-05-01), Hoffmeyer et al.
Bussan Matthew J.
Hardy David B.
International Business Machines - Corporation
Lahtinen Robert W.
Thomas Tom
LandOfFree
Heatsink and package structure for wirebond chip rework and repl does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Heatsink and package structure for wirebond chip rework and repl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Heatsink and package structure for wirebond chip rework and repl will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1964809