Heat-treatment method of groups III-V compound semiconductor mat

Single-crystal – oriented-crystal – and epitaxy growth processes; – Processes of growth from liquid or supercritical state – Liquid phase epitaxial growth

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

117 56, C30B 1910

Patent

active

057256586

ABSTRACT:
When a film is formed on a wafer of groups III-V compound semiconductors by heating, slips are formed in the periphery of the wafer because of residual inner stress of the wafer. The quality of an epitaxially grown crystal is damaged by these slips. The residual stress of the wafer is caused by the residual stress generated in an inner part of an ingot at the time of growing a crystal. Therefore, it is an object to prepare a wafer in which no slips are generated when the epitaxial growth is carried out. In order to achieve this object, a method is provided in which; an ingot is heated and cooled in a range between an upper limit temperature T.sub.h, and a lower limit temperature T.sub.1 where the upper limit temperature ranges from more than 800.degree. C. to less than a melting point of a material of the ingot, and the lower limit temperature ranges from more than 800.degree. C. to less than the upper limit temperature T.sub.h. The reciprocating changing between of heating and cooling steps is repeated a plurality of times at a speed A of raising temperature and a speed B of lowering temperature where the speed A of raising temperature is lower than the speed B of lowering temperature. The residual stress is excluded by this heat-treatment method, and, consequently, no slips occur in the peripheral part of a wafer obtained by this invention.

REFERENCES:
Chemical Abstracts, vol. 113, No. 12, 1990, Sep. 17, Columbus, Ohio, USA Yamamoto M. et al., "Manufacture of compound semiconductor wafers", p. 711.
Chemical Abstracts, vol. 119, No. 6, 1993, Aug. 9, Columbus, Ohio, USA, Inada T. et al., "Manufacture of gallium arsenide single crystal wafer by ion implantation", p. 851.
"Development of High Quality 4-inch Semi-Insulating GaAs Crystal Wafers", M. Kashiwa, et al, Hitachi Cable Review No. 9, p. 55 (Aug., 1990).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Heat-treatment method of groups III-V compound semiconductor mat does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Heat-treatment method of groups III-V compound semiconductor mat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Heat-treatment method of groups III-V compound semiconductor mat will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-135680

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.