Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage
Reexamination Certificate
2005-09-22
2009-02-24
Donovan, Lincoln (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
With specific source of supply or bias voltage
C327S534000
Reexamination Certificate
active
07495506
ABSTRACT:
A low-dropout regulator is provided. The low-dropout regulator includes a p-type depletion transistor as a pass device. The low-dropout regulator further includes switch circuitry and a charge pump that provides, at its output, a voltage greater than VDD. The source of the p-type depletion transistor is coupled to VDD. Under normal operating conditions, the bulk of the p-type depletion transistor is coupled to the source of the p-type depletion transistor. However, if the voltage at the gate of the p-type depletion transistor gets close to VDD, the switch circuitry causes the bulk of the p-type transistor to be coupled to the output of the charge pump instead.
REFERENCES:
patent: 4754168 (1988-06-01), Liran
patent: 5262871 (1993-11-01), Wilder et al.
patent: 5936433 (1999-08-01), Holloway
patent: 5952701 (1999-09-01), Bulucea et al.
patent: 6377112 (2002-04-01), Rozsypal
patent: 6424203 (2002-07-01), Bayadroun
patent: 6515534 (2003-02-01), Dabral
patent: 6628159 (2003-09-01), Voldman
patent: 6646495 (2003-11-01), Perez
patent: 6869216 (2005-03-01), Holloway et al.
patent: 7005911 (2006-02-01), Om'mani
patent: 7183837 (2007-02-01), Fujiwara
patent: 2002/0075707 (2002-06-01), Dietrich et al.
Assaderaghi, F. et al. (1994) “A Dynamic Threshold Voltage MOSFET (DTMOS) for Ultra-Low Voltage Operation,”IEDM Technical Digest,pp. 809-812.
Hazucha, P. et al. (2005) “Area-Efficient Linear Regulator With Ultra-Fast Load Regulation,”IEEE Journal of Solid-State Circuits,40(4):933-940.
Kioi, K. et al. (1997) “Forward Body-Bias MOS (FBMOS) Dual Rail Logic Using an Adiabatic Charging Technique with Sub -0.6V Operation,”Electronics Letters,33(14):1200-1201.
Kobayashi, T. et al. (1994) “Self-Adjusting Threshold-Voltage Scheme (SATS) for Low-Voltage High-Speed Operation,”IEEE 1994 Custom Integrated Circuits Conference,pp. 271-274.
Kotaki, H. et al. (1996) “Novel Bulk Dynamic Threshold Voltage MOSFET (B-DTMOS) with Advanced Isolation (SITOS) and Gate to Shallow-Well Contact (SSS-C) Processes for Ultra Low Power Dual Gate CMOS,”International Electron Devices Meeting(IEDM), pp. 459-462.
Kuroda, T. et al. (1996) “Threshold-Voltage Control Schemes through Substrate-Bias for Low-Power High-Speed CMOS LSI Design,”Journal of VLSI Signal Processing Systems,13:191-201.
Maksimovic, D. et al. (1999) “Switched-Capacitor DC-DC Converters for Low-Power On-Chip Applications,”IEEE,pp. 54-59.
Rincon-Mora, G. et al. (1998) “A Low-Voltage, Low Quiescent Current, Low Drop-Out Regulator,”IEEE Journal of Solid-State Circuits,33(1):36-44.
Sakurai, T. et al. (1997) “Low-Power CMOS Design through VTHControl and Low-Swing Circuits,”Proceedings of ACM/IEEE International Symposium on Low Power Electronics and Design,pp. 1-6.
Tantawy, R. et al. (2004) “Performance Evaluation of CMOS Low Drop-Out Voltage Regulators,”The 47th IEEE International Midwest Symposium on Circuits and Systems,pp. 141-144.
Wann, H.C. et al. (1995) “Channel Doping Engineering of MOSFET with Adaptable Threshold Voltage Using Body Effect for Low Voltage and Low Power Applications,”1995 International Symposium on VLSI Technology, Systems and Applications, Proceedings of Technical Papers,pp. 159-163.
Wrathall, R. et al. (1994) “The Design of an Automotive Low Drop Out Regulator IC Utilizing a Depletion Mode High Voltage DMOS Pass Element,”Workshop on Power Electronics in Transportation, Oct. 20-21, Detroit, Michighan,pp. 17-22.
Darby & Darby P.C.
Donovan Lincoln
Gaffney Matthew M.
Hiltunen Thomas J
National Semiconductor Corporation
LandOfFree
Headroom compensated low input voltage high output current LDO does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Headroom compensated low input voltage high output current LDO, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Headroom compensated low input voltage high output current LDO will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4066840