Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2007-04-17
2007-04-17
Phan, Thai (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S022000, C716S030000, C717S136000, C717S143000
Reexamination Certificate
active
09913243
ABSTRACT:
The present invention describes a VHDL preprocessor. Configurable and flexible VHDL sources comprise statements that are replaceable by specific values dependent on design requirements.
REFERENCES:
patent: 5465216 (1995-11-01), Rotem et al.
patent: 5841663 (1998-11-01), Sharma et al.
patent: 5987239 (1999-11-01), Kirsch
patent: 5995736 (1999-11-01), Aleksic et al.
patent: 6058263 (2000-05-01), Voth
patent: 6120549 (2000-09-01), Goslin et al.
patent: 6421251 (2002-07-01), Lin
patent: 6477683 (2002-11-01), Killian et al.
patent: 6539520 (2003-03-01), Tiong et al.
patent: 6625798 (2003-09-01), Ferreri et al.
patent: 6629312 (2003-09-01), Gupta
patent: 6651225 (2003-11-01), Lin et al.
patent: 6853970 (2005-02-01), Gupta et al.
patent: 6862563 (2005-03-01), Hakewill et al.
patent: 7020854 (2006-03-01), Killian et al.
patent: 7035781 (2006-04-01), Flake et al.
patent: 2002/0032559 (2002-03-01), Hellestrand et al.
patent: 2003/0033595 (2003-02-01), Takagi et al.
patent: 2003/0046668 (2003-03-01), Bowen
patent: 2003/0061580 (2003-03-01), Greaves
patent: 2003/0216901 (2003-11-01), Schaumont et al.
patent: 2005/0149898 (2005-07-01), Hakewill et al.
patent: 0 834 823 (1997-08-01), None
Bergamaschi, Reinaldo, et al., “Coral—Automating the Design of Systems-On-Chip Using Cores,” IEEE 2000 Custom Integrated Circuits Conference, pp. 109-112.
Sezer, Sakir, & Yu, Xing, “VHDL Package GUI,” School of Electrical & Electronic Engineering, Jun. 7, 2000, pp. May 1-May 5.
“The C Preprocessor”, publ. Sep. 1998, by Stallman R.M. Internet citation, URL:http//gcc.gnu.org/onlinedocs/gcc-2.95.2/cpp.ps.gz, pp. 1-44.
“The Logic Description Generator”, in Application Specific Array Processors, 1990. Proceedings of the International Conference on Princeton, NJ, USA Sep. 5-7, 1990, Los Angeles, CA, USA, IEEE Comput. Soc, US, publ. Sep. 9, 2005, by Gokhale MB; Kopser A; Lucas SP; Minnich RG, pp. 111-112.
“Synthesis of customised hardware from ADA”, in Circuits and Systems, 1994, ISCAS '94., 1994 IEEE International Symposium on London, UK May 30-Jun. 2, 1994, New York, NY, USA, IEEE, US, publ. May 30, 1994, by Dossis MF; Noras JM; Porter GJ, pp. 229-232.
Syntax driven approach for RTL hardware synthesis of parallel programs, publ. Feb. 22, 1996, by Dossis MF, pp. 4/1-4/16.
Eichele Herbert
Pochayevets Oleandr
Siegl Johann
Klarquist & Sparkman, LLP
Phan Thai
LandOfFree
HDL preprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with HDL preprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and HDL preprocessor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3726792