Harvard architecture microprocessor with arithmetic operations a

Details Harvard architecture microprocessor with arithmetic operations a Harvard architecture microprocessor with arithmetic operations a

1989-12-22

1990-10-16

Shaw, Gareth D.

Boots, shoes, and leggings

364270, G06F 900

Patent

active

049640461

ABSTRACT:
A central processor for digital signal processing operates at a high clock rate. In the central processor, data is transferred and processed largely in parallel and simultaneously. A buffer is inserted in the data link between a data memory and an ALU by means of at least three data buses so that within one clock period, all necessary data transfers for a two-address operation of the ALU are performed by using the buffer. In particular, a unidirectional data bus and a bidirectional data bus transfer data from the buffer to the ALU, and the bidirectional data bus transfers the result of an ALU operation back to the buffer. Simultaneously with the transfers between the buffer and the ALU, a data transfer is performed between the data memory and the buffer. The data transfers and the data processing are controlled by a control unit in which a fixed program is stored segment by segment. The use of pipelining in the control unit permits a high processing speed. The use of delayed branching is supplemented by the skip technique. The central processor does not utilize interrupt control. Rather, a scheduler selectively changes the sequence in which a program operates in response to an external or internal task request only at the end of the segment currently being executed so that the current program segment is concluded without interruption.

REFERENCES:
patent: 3775756 (1973-11-01), Balser
patent: 4079455 (1978-03-01), Ozga
patent: 4149244 (1979-04-01), Anderson et al.
patent: 4258418 (1981-03-01), Heath
patent: 4258419 (1981-03-01), Blahut et al.
patent: 4524455 (1985-06-01), Holsztinski et al.
patent: 4722051 (1988-01-01), Chattopaphia
Data sheet for "SN54S281, SN74S281 4-Bit Parallel Binary Accumulators," The TTL Data Book for Design Engineers, Second Edition, Texas Instruments Incorporated, 1976, pp. 7-740 through 7-414.
Microprocessors and Microsystems, Band 10, Nr. 4, May 1986, pp. 202-210, Butterworh & Co. Ltd., London, GB; A. Clements: "Exception Handling in the 68000, part 1".
Microprocessors and Microsystems, Jun, 1986, pp. 258-267, A. Clements: "Exception handling in the 68000, Part 2".
HP-85 I/O Programming Guide, Hewlett Packard, Feb., 1981, pp. 65-74, U.S.; "End-of-Line Branching".
Compcon, Spring 83, Digest of Papers, pp. 278-285, IEEE, New York, U.S.; T. R. Gross: "Code optimization Techniques for Pipelined Architectures".
Funkschau, Band 57, Oct. 1985, pp. 58-62, Muchen, DE; M. Schutz: "So Funktioniert der digitale Fernseher".
P. von Bechen, "32-Bit-Mikrocomputer fur signalverarbeitung und Prozesssteuerung" (32-bit microcomputer for Signal Processing and Process Control), Elektronik, No. 22, Nov. 5, 1982, pp. 139-141.
Joel H. Dedrick, "Multiport register file simplifies and speeds digital signal processing," Electronic Design, vol. 32, No. 10, May 1984, pp. 213-222.
G. Ungerboeck, et al., "Architecture of a digital signal processor," IBM Journal of Research and Development, vol. 29, No. 2, Mar. 1985, pp. 132-139.

Affiliated with

Also associated with

Rating

Harvard architecture microprocessor with arithmetic operations a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Harvard architecture microprocessor with arithmetic operations a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Harvard architecture microprocessor with arithmetic operations a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-854727