Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2006-09-26
2006-09-26
Levitan, Dmitry (Department: 2616)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
Reexamination Certificate
active
07113510
ABSTRACT:
The scheduling queue of the present invention is configured as a systolic array utilizing self-sorting scheduling cells to sort information packets based upon previously assigned priorities, while at the same time yielding a small constant latency independent of the length of the queue. The scheduling queue of the present invention is effective in supporting various Quality of Service (QoS) policies and algorithms, including both Differentiated Services (DiffServ) and Integrated Services (IntServ) having an arbitrary number of flows.
REFERENCES:
patent: 5874986 (1999-02-01), Gibbon et al.
patent: 6047000 (2000-04-01), Tsang et al.
patent: 6226687 (2001-05-01), Harriman et al.
patent: 6256315 (2001-07-01), Barbas et al.
patent: 6408006 (2002-06-01), Wolff
patent: 6577635 (2003-06-01), Narayana et al.
patent: 6714554 (2004-03-01), Jin et al.
patent: 6788686 (2004-09-01), Khotimsky et al.
patent: 2001/0030974 (2001-10-01), Pauwels
Parhami. Data-driven control scheme for linear arrays: application to a stable insertion sorter Parallel and Distributed Systems, IEEE Transactions on vol. 10, Issue 1, Jan. 1999 pp. 23-28.
Berkeley Law & Technology Group
Levitan Dmitry
LandOfFree
Hardware self-sorting scheduling queue does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hardware self-sorting scheduling queue, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware self-sorting scheduling queue will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3584421