Hardware scheduler/dispatcher for data processing system

Details Hardware scheduler/dispatcher for data processing system Hardware scheduler/dispatcher for data processing system

1980-10-16

1983-06-07

Zache, Raulfe B.

Boots, shoes, and leggings

G06F 1516

Patent

active

043874274

ABSTRACT:
A general-purpose, tightly-coupled multiprocessing system wherein processors share a common memory. A hardware-recognizable object (a process object) in memory stores access descriptors for controlling the type and extent of access to objects associated with a process, including one describing a buffered port. Another hardware-recognizable object (a processor object) associated with an executing process, stores access descriptors for controlling the type and extent of access to objects associated with a processor, including one describing a dispatching port. Task-dispatching functions are accomplished by hardware-controlled queuing mechanisms at the buffered ports and dispatching ports. These mechanisms allow different processes to communicate with each other and bind ready-to-run processes with available processors for execution.

REFERENCES:
patent: 4015242 (1977-03-01), Anceau et al.
patent: 4073005 (1978-02-01), Parkin
patent: 4214305 (1980-06-01), Tokita et al.

Affiliated with

Also associated with

Rating

Hardware scheduler/dispatcher for data processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hardware scheduler/dispatcher for data processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware scheduler/dispatcher for data processing system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2345962