Hardware primary directory lock

Details Hardware primary directory lock Hardware primary directory lock

1990-10-12

1994-08-16

Dixon, Joseph L.

Boots, shoes, and leggings

395425, 395325, 364DIG1, 364DIG2, 364228, 3642426, 36424341, 3642564, G06F 1210, G06F 1214, G06F 1300, G06F 13376

Patent

active

053393970

ABSTRACT:
An information processing network includes multiple processing devices, a main storage memory, one or more disk drives or other auxiliary storage devices, and an interface for coupling the processing devices to the main storage memory and the auxiliary devices. A primary directory in main storage contains mapping information for translating virtual addresses to real addresses in main storage. Look-aside buffers in the processing devices duplicate some of the mapping information. A primary directory hardware lock, subject to exclusive control by any one of the processing devices to update the primary directory, inhibits access to the primary directory based on hardware address translations initiated when one of the processors holds the primary directory lock. Address translations in progress when the lock is acquired proceed to completion before the primary directory is updated under the lock. Accordingly, such updates proceed atomically relative to hardware primary directory searches. Unnecessary quiesces and purges of the look-aside buffers are eliminated, substantially improving network performance.

REFERENCES:
patent: 4400770 (1983-04-01), Chan et al.
patent: 4415972 (1983-11-01), Adcock
patent: 4513367 (1985-04-01), Chan et al.
patent: 4709326 (1987-11-01), Robinson
patent: 4775955 (1988-10-01), Liu
patent: 4802164 (1989-01-01), Fukuoka et al.
patent: 4843542 (1989-06-01), Dashiell et al.
patent: 4928225 (1990-05-01), McCarthy et al.
patent: 4939641 (1990-07-01), Schwartz et al.
patent: 4975833 (1990-12-01), Jinzaki
patent: 4977498 (1990-12-01), Rastegar et al.
patent: 5010475 (1991-04-01), Hazawa
patent: 5029070 (1991-07-01), McCarthy et al.
patent: 5055999 (1991-10-01), Frank et al.
patent: 5113510 (1992-05-01), Hillis
patent: 5131085 (1992-07-01), Eikill
patent: 5155834 (1992-10-01), Ryan et al.
patent: 5161227 (1992-11-01), Dias et al.
patent: 5168560 (1992-12-01), Robinson et al.
patent: 5175837 (1992-12-01), Arnold et al.
IBM Technical Disclosure Bulletin, vol. 27, No. 8, Jan. 1985, "Cross-Boundary Storage Micro Word Lockout Mechanism For a Dual Stream Processor System", M. J. Champion and E. W. Jackson, Jr., pp. 4758-4759.
"Translation Lookaside Buffer Consistency: A Software Approach", David L. Black et al, pp. 113-122, Proc. 3rd Int. Conf. On Architectural Support . . . Apr. 1989, NY.
Operating Systems Review (SIGOPS), vol. 23, No. 5, 1989, New York US, pp. 137-146, XP115494, Bryan S. Rosenburg, "Low-synchronisation translation lookaside buffer consistency in large-scale shared memory multiprocessors".
"The Cost of TLB Consistency", P. J. Keller, pp. 1-14, Cache & Interconnect Architectures in Multiprocessors, May 25, 1989, Kluwer Academic Publishers, Boston.

Affiliated with

Also associated with

Rating

Hardware primary directory lock does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hardware primary directory lock, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware primary directory lock will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-959612