Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2011-08-23
2011-08-23
Donovan, Lincoln (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S271000, C327S284000, C713S300000, C713S401000, C713S501000
Reexamination Certificate
active
08004329
ABSTRACT:
An apparatus includes a delay line having multiple delay cells coupled in series. The delay line is configured to receive an input signal and to propagate the input signal through the delay cells. The apparatus also includes multiple sampling circuits configured to sample the input signal at different taps in the delay line and to output sampled values. The delay line has (i) a finer resolution closer to a target tap and (ii) a coarser resolution farther away from the target tap on each side of the target tap. For example, taps nearer the target tap can be closer to each other in order to support the finer resolution, and taps farther from the target tap can be farther apart from each other in order to support the coarser resolution. The apparatus can further include an encoder configured to encode the sampled values in order to generate an encoded value.
REFERENCES:
patent: 3502994 (1970-03-01), Ott et al.
patent: 5389843 (1995-02-01), McKinney
patent: 5444406 (1995-08-01), Horne
patent: 5515403 (1996-05-01), Sloan et al.
patent: 5604775 (1997-02-01), Saitoh et al.
patent: 5670904 (1997-09-01), Moloney et al.
patent: 6094082 (2000-07-01), Gaudet
patent: 6100735 (2000-08-01), Lu
patent: 6121808 (2000-09-01), Gaudet
patent: 6194928 (2001-02-01), Heyne
patent: 6798258 (2004-09-01), Rieven
patent: 6944780 (2005-09-01), Kranzen et al.
patent: 6985025 (2006-01-01), Maksimovic et al.
patent: 7024568 (2006-04-01), Maksimovic et al.
patent: 7069461 (2006-06-01), Chan et al.
patent: 7106040 (2006-09-01), Maksimovic et al.
patent: 7113014 (2006-09-01), Doyle
patent: 7117378 (2006-10-01), Maksimovic et al.
patent: 7206959 (2007-04-01), Chan et al.
patent: 7224199 (2007-05-01), Kang
patent: 7289921 (2007-10-01), Salmi et al.
patent: 7378893 (2008-05-01), Kang
Hsiang-Hui Chang, et al., “A Wide-Range and Fast-Locking All-Digital Cycle-Controlled Delay-Locked Loop”, IEEE Journal of Solid-State Circuits, vol. 40, No. 3, Mar. 2005, p. 661-670.
Jong-Tae Kwak et al., “A Low Cost High Performance Register-Controlled Digital DLL for 1 Gbps x32 DDR SDRAM,” 2003 Symposium on VLSI Circuits Digest of Technical Papers, pp. 283-284.
Kazuyuki Nakamura et al, “A CMOS 50% Duty Cycle Repeater Using Complementary Phase Blending,” IEEE, 2000 Symposium on VLSI Circuits Digest of Technical Papers, pp. 48-49.
Tatsuya Matano et al., “A 1-Gb/s/pin 512-Mb DDRII SDRAM Using a Digital DLL and a Slew-Rate-Controlled Output Buffer,” IEEE Journal of Solid-State Circuits, vol. 38, No. 5, May 2003, pp. 762-768.
Jang-Jin Nam et al., “An All-Digital CMOS Duty Cycle Correction Circuit with a Duty-Cycle Correction Range of 15%-to-85% for Multi-Phase Applications,” IEICE Trans. Electron, vol. E88-C, No. 4, Apr. 2005, pp. 773-777.
Chan Wai Cheong
Liu Hsing-Chien Roy
Donovan Lincoln
Hernandez William
National Semiconductor Corporation
LandOfFree
Hardware performance monitor (HPM) with variable resolution... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hardware performance monitor (HPM) with variable resolution..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware performance monitor (HPM) with variable resolution... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2775581