Boots – shoes – and leggings
Patent
1992-08-31
1994-10-04
Ramirez, Ellis B.
Boots, shoes, and leggings
G06F 1520
Patent
active
053532430
ABSTRACT:
An improved hardware modeling system that is preferably embodied as a stand-alone system for networked connection to one or a variety of host computers that are used to design digital electronics systems, the hardware modeling system having a network interface for communicating between the hardware modeling system and the host computer, a central processing unit for controlling operation of the hardware modeling system, a central timing unit for generating timing signals for use in the operation of the hardware modeling system including the generation of precision clocks, data formatting strobes and sample strobes, an internal pattern bus for transmission of read/write requests from the central processing unit in one operational mode and pattern sequences for stimulation of the hardware modeling element in a second operational mode, a pattern controller for controlling presentation and delivery of the pattern sequences to the pattern bus, a pattern memory connected to the pattern controller for storing stimulus pattern sequences, pin electronics circuitry which is used for driving the pattern sequences on the pattern bus to the hardware modeling element and then sensing the five state values of the hardware modeling element pins, and an adapter that is used for fixturing the hardware modeling element to the pin electronics circuitry with the adapter supporting live insertion into a powered hardware modeling system.
REFERENCES:
patent: 3720131 (1973-03-01), Frohock, Jr. et al.
patent: 3764995 (1973-10-01), Holf, Jr. et al.
patent: 3832535 (1974-08-01), DeVito
patent: 3854125 (1974-12-01), Ehling et al.
patent: 3922537 (1975-11-01), Jackson
patent: 3976940 (1976-08-01), Chau et al.
patent: 4055801 (1977-10-01), Pike et al.
patent: 4092589 (1978-05-01), Chau et al.
patent: 4102491 (1978-07-01), DeVito et al.
patent: 4168796 (1979-09-01), Fulks et al.
patent: 4216533 (1980-08-01), Ichimiya et al.
patent: 4236246 (1980-11-01), Skilling
patent: 4450560 (1984-05-01), Conner
patent: 4456880 (1984-06-01), Warner et al.
patent: 4488354 (1984-12-01), Chan et al.
patent: 4517661 (1985-05-01), Graf et al.
patent: 4527249 (1985-07-01), Van Brunt
patent: 4544882 (1985-10-01), Flora
patent: 4587625 (1986-05-01), Marino, Jr. et al.
patent: 4590581 (1986-05-01), Widdoes
patent: 4594544 (1986-06-01), Necoechea
patent: 4628471 (1986-12-01), Schuler et al.
patent: 4635218 (1987-01-01), Widdoes
patent: 4635259 (1987-01-01), Schinabeck et al.
patent: 4639664 (1987-01-01), Chiu et al.
patent: 4644487 (1987-02-01), Smith
patent: 4646299 (1987-02-01), Schinabeck et al.
patent: 4656632 (1987-04-01), Jackson
patent: 4675673 (1987-06-01), Oliver
patent: 4686627 (1987-08-01), Donovan et al.
patent: 4695968 (1987-09-01), Sullivan, II et al.
patent: 4714875 (1987-12-01), Balcoy et al.
patent: 4724378 (1988-02-01), Murray et al.
patent: 4744084 (1988-05-01), Beck et al.
patent: 4764925 (1988-08-01), Grimes et al.
patent: 4771428 (1988-09-01), Acuff
patent: 4782440 (1988-11-01), Nominzu et al.
patent: 4787061 (1988-11-01), Nei et al.
patent: 4806852 (1989-02-01), Swan et al.
patent: 4816750 (1989-03-01), Van Der Kloot et al.
patent: 4931723 (1990-06-01), Jeffrey et al.
L. C. Widdoes, Jr., and W. Harding, "CAE Station Uses Real Chips to Simulate VLSI-Based Systems," Electronic Design, Mar. 22, 1984, pp. 167-176.
Stoll, "PMX: A Hardware Solution to the VLSI Model Availability Problem," IEEE Proceedings of the International Conference on Computer Design, Oct., 1985.
Johnson, "Considerations in Selecting a Physical Modeling System," ADEE Technical Session Proceedings, Sep., 1986, pp. 225-231.
Johnson, "Software vs. Hardware Models for Simulation," Design Automation Guide, 1988.
S. Bisset, "LSI Tester Gets Microprocessors to Generate Their Own Test Patters," Electronics, May 25, 1978, pp. 141-145.
Albrow, "2-head Auto-test System Takes on Complex VLSI," Electronic Design, Mar. 5, 1981, pp. 79-84.
Giles and Bowden, "Maintaining Simulation Accuracy Through Physical Device Models," IEEE Proceedings of the International Test Conference, 1985.
Parker, Integrating Design and Test: Using CAE Tools for ATE Programming, Computer Society Press of the IEEE, 1987.
Widdoes, L. C. Jr., and H. Stump, "Hardware Modeling," VLSI Systems Design, Jul., 1988.
Gillette, "Tester Takes on VLSI With 264-K Vectors Behind Its Pins," Electronics, Nov. 3, 1981, pp. 122-127.
"Testing a TV Character Generator with the Sentry II Sequence Processor," Fairchild Systems Technology, pp. 1-12.
Fairchild Technical Bulletin 4, Nov. 1974.
Huston, R., "Description of the Intel 8085 Microprocessor Test Programs for the Sentry II/VII with Sequence Processor Module," Fairchild Systems Technology, Nov., 1977, pp. 1-12.
U.S. patent application Ser. No. 518,134, filed Oct. 25, 1974.
Couch Robert K.
Heideman Wayne P.
Jaeger Peter R.
Kappauf William F.
Mardjuki Robert K.
MacNichol Marie H.
Ramirez Ellis B.
Synopsys Inc.
LandOfFree
Hardware modeling system and method of use does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hardware modeling system and method of use, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware modeling system and method of use will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-586389