Hardware message buffer for supporting inter-processor...

Electrical computers and digital processing systems: interprogra – Interprogram communication using message – Message using queue

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C719S310000, C719S313000, C711S138000

Reexamination Certificate

active

07152232

ABSTRACT:
One embodiment of the present invention provides a system that facilitates inter-processor communication and synchronization through a hardware message buffer, which includes a plurality of physical channels that are structured as queues for communicating between processors in a multiprocessor system. The system operates by receiving an instruction to perform a data transfer operation through the hardware message buffer, wherein the instruction specifies a virtual channel to which the data transfer operation is directed. Next, the system translates the virtual channel into a physical channel, and then performs the data transfer operation on the physical channel within the hardware message buffer. In one embodiment of the present invention, if the data transfer operation is a store operation and the physical channel is already full, the system returns status information indicating that the physical channel is too full to perform the store operation. In one embodiment of the present invention, if the data transfer operation is a load operation and the physical channel is empty, the system returns status information indicating that the physical channel is empty and the load operation cannot be completed.

REFERENCES:
patent: 5434975 (1995-07-01), Allen
patent: 5617537 (1997-04-01), Yamada et al.
patent: 5924097 (1999-07-01), Hill et al.
patent: 5940877 (1999-08-01), Eickemeyer et al.
patent: 6047391 (2000-04-01), Younis et al.
patent: 6105108 (2000-08-01), Steely, Jr. et al.
patent: 6282578 (2001-08-01), Aizono et al.
patent: 6314478 (2001-11-01), Etcheverry
patent: 6430646 (2002-08-01), Thusoo et al.
patent: 6668275 (2003-12-01), Alsup et al.
patent: 6714961 (2004-03-01), Holmberg et al.
patent: 6799317 (2004-09-01), Heywood et al.
patent: 6813522 (2004-11-01), Schwarm et al.
patent: 6862595 (2005-03-01), Elko et al.
Article entitled “The MAJC Architecture: A Synthesis of Parallelism and Scalability,” by Marc Tremblay et al., IEEE Micro, Nov./Dec. 2000, pp. 12-25.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Hardware message buffer for supporting inter-processor... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hardware message buffer for supporting inter-processor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware message buffer for supporting inter-processor... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3710847

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.