Hardware logic emulation system capable of probing internal node

Details Hardware logic emulation system capable of probing internal node Hardware logic emulation system capable of probing internal node

1995-06-07

1997-07-01

Ramirez, Ellis B.

Boots, shoes, and leggings

364579, G06F 1700

Patent

active

056445156

ABSTRACT:
A system for physical emulation of electronic circuits or systems includes a data entry workstation where a user may input data representing the circuit or system configuration. This data is converted to a form suitable for programming an array of programmable gate elements provided with a richly interconnected architecture. Provision is made for externally connecting VLSI devices or other portions of a user's circuit or system. A network or internal probing interconnections is made available by utilization of unused circuit paths in the programmable gate arrays.

REFERENCES:
patent: 3106698 (1963-10-01), Unger
patent: 3287702 (1966-11-01), Borck, Jr. et al.
patent: 3287703 (1966-11-01), Slotnick
patent: 3473160 (1969-10-01), Wahlstrom
patent: 3928730 (1975-12-01), Agaard et al.
patent: 4020469 (1977-04-01), Manning
patent: 4032899 (1977-06-01), Morgan
patent: 4306286 (1981-12-01), Cocke et al.
patent: 4357678 (1982-11-01), Davis
patent: 4365294 (1982-12-01), Stokken
patent: 4386403 (1983-05-01), Hsieh et al.
patent: 4404635 (1983-09-01), Flaker
patent: 4459694 (1984-07-01), Ueno et al.
patent: 4488354 (1984-12-01), Chan et al.
patent: 4503386 (1985-03-01), DasGupta et al.
patent: 4510602 (1985-04-01), Engdahl et al.
patent: 4525789 (1985-07-01), Komper et al.
patent: 4527115 (1985-07-01), Mehrotra et al.
patent: 4539564 (1985-09-01), Smithson
patent: 4541071 (1985-09-01), Ohmori
patent: 4577276 (1986-03-01), Dunlop et al.
patent: 4578761 (1986-03-01), Gray
patent: 4593363 (1986-06-01), Burstein et al.
patent: 4600846 (1986-07-01), Burrows
patent: 4612618 (1986-09-01), Pryor et al.
patent: 4613940 (1986-09-01), Shenton et al.
patent: 4621339 (1986-11-01), Wagner et al.
patent: 4642487 (1987-02-01), Carter
patent: 4656580 (1987-04-01), Hitchcock, Sr. et al.
patent: 4656592 (1987-04-01), Spaanenburg et al.
patent: 4674089 (1987-06-01), Poret et al.
patent: 4675832 (1987-06-01), Robinson et al.
patent: 4682440 (1987-07-01), Nomizu et al.
patent: 4695740 (1987-09-01), Carter
patent: 4695999 (1987-09-01), Lebizay
patent: 4697241 (1987-09-01), Lavi
patent: 4700187 (1987-10-01), Furtek
patent: 4706216 (1987-11-01), Carter
patent: 4713557 (1987-12-01), Carter
patent: 4722084 (1988-01-01), Morton
patent: 4725835 (1988-02-01), Schreiner et al.
patent: 4740919 (1988-04-01), Elmer
patent: 4744084 (1988-05-01), Beck et al.
patent: 4747102 (1988-05-01), Funatsu
patent: 4752887 (1988-06-01), Kuwahara
patent: 4758745 (1988-07-01), El Gamal et al.
patent: 4758985 (1988-07-01), Carter
patent: 4761768 (1988-08-01), Turner et al.
patent: 4766569 (1988-08-01), Turner et al.
patent: 4768196 (1988-08-01), Jou et al.
patent: 4777606 (1988-10-01), Fournier
patent: 4782440 (1988-11-01), Nominzo et al.
patent: 4786904 (1988-11-01), Graham et al.
patent: 4787061 (1988-11-01), Nei et al.
patent: 4791602 (1988-12-01), Resnick
patent: 4803636 (1989-02-01), Nishiyama et al.
patent: 4811214 (1989-03-01), Nosenchuck et al.
patent: 4815003 (1989-03-01), Patatunda
patent: 4823276 (1989-04-01), Hiwatashi
patent: 4827427 (1989-05-01), Hyduke
patent: 4835705 (1989-05-01), Fujino et al.
patent: 4845633 (1989-07-01), Furtek
patent: 4849904 (1989-07-01), Aipperspach et al.
patent: 4849928 (1989-07-01), Hauck
patent: 4855669 (1989-08-01), Mahoney
patent: 4862347 (1989-08-01), Rudy
patent: 4864165 (1989-09-01), Hoberman et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 4876466 (1989-10-01), Kondou et al.
patent: 4882690 (1989-11-01), Shinsha et al.
patent: 4901259 (1990-02-01), Watkins
patent: 4901260 (1990-02-01), Lubachevsky
patent: 4908772 (1990-03-01), Chi
patent: 4914612 (1990-04-01), Beece et al.
patent: 4918440 (1990-04-01), Furtek
patent: 4918594 (1990-04-01), Onizuka
patent: 4922432 (1990-05-01), Kobayashi et al.
patent: 4924429 (1990-05-01), Kurashita et al.
patent: 4931946 (1990-06-01), Ravindra et al.
patent: 4935734 (1990-06-01), Austin
patent: 4942536 (1990-07-01), Watanabe et al.
patent: 4942615 (1990-07-01), Hirose
patent: 4945503 (1990-07-01), Takasaki
patent: 4949275 (1990-08-01), Nonaka
patent: 4951220 (1990-08-01), Ramacher et al.
patent: 4958324 (1990-09-01), Devin
patent: 4965739 (1990-10-01), Ng
patent: 4972372 (1990-11-01), Ueno
patent: 5003487 (1991-03-01), Drumm et al.
patent: 5023775 (1991-06-01), Poret
patent: 5036473 (1991-07-01), Butts et al.
patent: 5041986 (1991-08-01), Tanishita
patent: 5046017 (1991-09-01), Yuyama et al.
patent: 5051938 (1991-09-01), Hyduke
patent: 5083083 (1992-01-01), El-Ayat et al.
patent: 5093920 (1992-03-01), Agrawal et al.
patent: 5109353 (1992-04-01), Sample et al.
patent: 5253363 (1993-10-01), Hyman
"The Programmable Gate Aray Data Book"; Xilinx Inc. 1988.
"The Homogenous Computational Medium; New Technology For Computation", Concurrent Logic Inc., Jan. 26, 1987.
Spandorfer, "Synthesis of Logic Functions on an Array of Integrated Circuits", Contract Report AFCRI-6-6-298, Oct. 31, 1965.
Tham, "Parallel Processing CAD Applications", IEEE Design & Test of Computer, Oct. 1987, pp. 13-17.
Agrawal, et al. "MARS: A Multiprocessor-Based Programmable Accelerator", IEEE Design & Test of Computers, Oct. 1987, pp. 28-36.
Manning, "An Approach to Highly Integratred, Computer-Maintained Cellular Arrays", IEEE Transactions on Computers, vol. C-26, Jun. 1977, pp. 536-552.
Manning, "Automatic Test, Configuration, and Repair of Cellular Arrays", Doctoral Thesis MAC TR-151 (MIT), Jun. 1975.
Shoup, "Programmable Cellular Logic Arays," Doctoral Thesis (Carnegie-Mellon University; DARPA contract No. F44620-67-C-0058), Mar. 1970.
Shoup, "Programmable Cellular Logic," undated, pp. 27-28.
Wynn, "In-Circuit Emulation for ASIC-Based Designs" VLSI Systems Design, Oct. 1986, pp. 38-45.
Snyder, "Introduction to the Configurable, Highly Parallel Computer," Report CSD-TR-351, Office of Naval Research Contracts N00014-80-K-0816 and N00014-8-1-K-0360, Nov. 1980.
Chen, "Fault-Tolerant Wafer Scale Architectures Using Large Crossbar Switch Arrays," excerpt from Jesshope, et al., Wafer Scale Integration, A. Hilger, 1986, pp. 113-124.
Kung, "Why Systolic Architectures?," Computer, Jan. 1982, pp. 37-46.
Hedlund, "Wafer Scale Integration of Parallel Processors," Doctoral Thesis (Purdue University; Office of Naval Research Contracts N00014-80-K-0816 and N00014-81-K-0360) 1982.
Hedlund et al., "Systolic Architectures-A Wafer Scale Approach," IEEE, 1984, pp. 604-610.
Choi et al., "Fault Diagnosis of Switches in Wafer-Scale Arrays," AIEEE, 1986, pp. 292-295.
Beece et al., "The IBM Engineering Verification Engine," 25th ACM/IEEE Design Automation Conference, Paper 17.1, 1988, pp. 218-224.
Pfister, "The Yorktown Simulation Engine: Introduction," 19th Design Automation conference, Paper 7.1 1982 pp. 51-54.
Denneau, "The Yorktown Simulation Engine," 19th Design Automation conference, Paper 7.2, 1982, pp. 55-59.
Kronstadt, et al., "Software Support for the Yorktown Simulation Engine," 19th Design Automation conference, Paper 7.3, 1982, pp. 60-64.
Koike, et al., "HAL: A High-Speed Logic Simulaton Machine," IEEE Design & Test, Oct. 1985, pp. 61-73.
Shear, "Tools help you retain the advantages of using breadboards in gate-array design," EDN, Mar. 18, 1987, pp. 81-88.
McClure, "PLD Broadboarding of Gate Array Designs," VLSI Systems Design, Feb. 1987, pp. 36-41.
Anderson, "Restructurable VLSI Program" Report No. ESD-TR-80-192 (DARPA Contract No. F19628-80-C-0002), Mar. 31, 1980.
Xilinx, First Edition, "The Programmable Gate Array Design Handbook," 1986, pp. 1-1 to 4-33.
Odawara, "Partitioning and Placement Technique for CMOS Gate Arays," IEEE Transactions on Computer Aided Design, May 1987, pp. 355-363.
Beresford, "Hard Facts, Soft ASICS," VLSI Systems Design, Dec. 1986, p. 8.
Beresford, "An Emulator for CMOS ASICS," VLSI Systems Design, May 4, 1987, p. 8.
Wynn, "Designing with Logic Cell Arrays," ELECTRO/87 and Mini/Micro Northeast Conference Record, 1987.
Malik, Sharad, et al., "Combining Multi-Level Decomposition and Topological Partitioning for PLAS," IEEE 1987, pp. 112-115.
Bradsma, et al. "The Hardware Simulator: A Tool for Evaluating Computer Systems," IEEE Tra

Affiliated with

Also associated with

Rating

Hardware logic emulation system capable of probing internal node does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hardware logic emulation system capable of probing internal node, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware logic emulation system capable of probing internal node will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-602784