Hardware function generator support in a DSP

Details Hardware function generator support in a DSP Hardware function generator support in a DSP

2006-04-18

2006-04-18

Chaki, Kakali (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

07031992

ABSTRACT:
The present invention relates to digital signal processors with an integrated module configured to compute a Coordinate Rotation Digital Computer (CORDIC) in a pipeline. The pipelined module can advantageously complete computation of one CORDIC computation for each clock pulse applied to the CORDIC module, thereby providing a CORDIC computation for each clock pulse. One embodiment advantageously computes a first portion of a computation with a lookup table and a second portion in accordance with a CORDIC algorithm. Advantageously, data in a CORDIC pipeline is automatically advanced in response to read instructions and can be automatically advanced from the beginning of the pipeline to the end of the pipeline to reinitialize the pipeline. This allows information to be retrieved from the CORDIC pipeline with relatively little overhead. The automatic starting and stopping of the CORDIC pipeline advantageously allows the retrieval of computations from efficient pipeline architectures on an as-needed basis.

REFERENCES:
patent: 4231102 (1980-10-01), Barr et al.
patent: 4777613 (1988-10-01), Shahan et al.
patent: 4876640 (1989-10-01), Shankar et al.
patent: 4896287 (1990-01-01), O'Donnell et al.
patent: 4937775 (1990-06-01), Engeler et al.
patent: 5187796 (1993-02-01), Wang et al.
patent: 5550869 (1996-08-01), Gurantz et al.
patent: 5619664 (1997-04-01), Glew
patent: 5684435 (1997-11-01), Bergen
patent: 6011448 (2000-01-01), McCabe et al.
patent: 6035005 (2000-03-01), Bastani et al.
patent: 6175269 (2001-01-01), Gielis et al.
patent: 6175600 (2001-01-01), Guillemain et al.
patent: 6205533 (2001-03-01), Margolus
patent: 6434582 (2002-08-01), Choe et al.
Takashi et al., A 6.7-MFLOPS floating-point coprocessor with vector/matrix instructions, Oct. 1989, IEEE JOurnal of solid-state circuits, vol. 24, No. 5, pp. 1324-1330.

Affiliated with

Also associated with

Rating

Hardware function generator support in a DSP does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hardware function generator support in a DSP, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware function generator support in a DSP will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3609660