Hardware efficient implementation of finite impulse response...

Details Hardware efficient implementation of finite impulse response... Hardware efficient implementation of finite impulse response...

2007-05-15

2008-08-12

Jeanglaude, Jean B (Department: 2819)

Coded data generation or conversion

Digital code to digital code converters

C341S051000

Reexamination Certificate

active

07411523

ABSTRACT:
Disclosed herein is a method and system to reduce the area and power dissipation in digital filters or multipliers Compared to radix-4 Booth coding the proposed method reduces the number of partial products by one, if the input signal has certain limits on its range. One exemplary application is echo cancellation in a full duplex pulse amplitude modulation system with 10 levels (PAM-10). Echo cancellation may be achieved by calculating a digital replica of the echo from the transmission channel. The replica signal may be calculated in a finite impulse response (FIR) filter, which multiplies the transmitted signal with estimates of the echo coefficients of the transmission channel The replica signal may be subtracted from the received signal to create an echo-free receive signal. The disclosed method may reduce the number of partial products between the PAM-10 transmit signal and each echo coefficient from three, when radix-4 Booth coding is used, to two. This in turn may reduce the number of adders in each tap multiplier of the FIR filter from two to one, resulting in lower area, lower power dissipation, and potentially higher switching speeds.

REFERENCES:
patent: 3716851 (1973-02-01), Neumann
patent: 5313648 (1994-05-01), Ehlig et al.
patent: 5446456 (1995-08-01), Seo
patent: 5717715 (1998-02-01), Claydon et al.
patent: 5835043 (1998-11-01), Tsuchida et al.
patent: 5881106 (1999-03-01), Cartier
patent: 6064700 (2000-05-01), Noguchi et al.
patent: 6275841 (2001-08-01), Potter et al.
patent: 6292514 (2001-09-01), Yamaguchi et al.
patent: 6463453 (2002-10-01), Dang
patent: 6693566 (2004-02-01), Jaffe et al.
patent: 6754269 (2004-06-01), Yamaguchi et al.
patent: 6864812 (2005-03-01), Lutkemeyer
patent: 7218258 (2007-05-01), Lutkemeyer
Multiplier, “The multiplier,” pp. 9-1 to 9-18, no date.
Horowitz, Computer Systems Laboratory, Stanford University, “Lecture 9: Multipliers,” pp. 9-1 to 9-27, no date.
Gigabit Ethernet, http://www.electrotec.com/Gigabit—Explained.htm, “1000BASE-T Overview,” Nov. 2003, pp. 1-5.
Lee Goldberg, http://www.elecdesign.com/Globals/PlanetEE/Content/2709.html, “Gigabit Ethernet PHY Chip Sets LAN Speed Record For CopperStory,” Nov. 1998, pp. 1-6.

Affiliated with

Also associated with

Rating

Hardware efficient implementation of finite impulse response... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hardware efficient implementation of finite impulse response..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware efficient implementation of finite impulse response... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3993316