Coded data generation or conversion – Digital code to digital code converters
Reexamination Certificate
2005-03-08
2005-03-08
Jeanglaude, Jean Bruner (Department: 2819)
Coded data generation or conversion
Digital code to digital code converters
C341S051000
Reexamination Certificate
active
06864812
ABSTRACT:
Disclosed herein is a method and system to reduce the area and power dissipation in digital filters or multipliers. Compared to radix-4 Booth coding the proposed method reduces the number of partial products by one, if the input signal has certain limits on its range. One exemplary application is echo cancellation in a fill duplex pulse amplitude modulation system with 10 levels (PAM-10). Echo cancellation may be achieved by calculating a digital replica of the echo from the transmission channel. The replica signal may be calculated in a finite impulse response (FIR) filter, which multiplies the transmitted signal with estimates of the echo coefficients of the transmission channel. The replica signal may be subtracted from the received signal to create an echo-free receive signal. The disclosed method may reduce the number of partial products between the PAM-10 transmit signal and each echo coefficient from three, when radix-4 Booth coding is used, to two. This in turn may reduce the number of adders in each tap multiplier of the FIR filter from two to one, resulting in lower area, lower power dissipation, and potentially higher switching speeds.
REFERENCES:
patent: 5313648 (1994-05-01), Ehlig et al.
patent: 5446456 (1995-08-01), Seo
patent: 5717715 (1998-02-01), Claydon et al.
patent: 5835043 (1998-11-01), Tsuchida et al.
patent: 5881106 (1999-03-01), Cartier
patent: 6064700 (2000-05-01), Noguchi et al.
patent: 6693566 (2004-02-01), Jaffe et al.
Piret (U.S. Appl. No. 09/892,874), “A decoding method and device and systems implementing them”, filed Jun. 28, 2001.*
Multiplier, “The multiplier,” pp. 9-1 to 9-18.
Computer Systems Laboratory, Stanford University, “Lecture 9: Multipliers,” pp. 9-1 to 9-27.
http://www.electrotec.com/Gigabit_Explained.htm, “1000Base-T Overview,” Nov., 2003, pp. 1-5.
http;//www.elecdesign.com/Globals/PlanetEE/Content/2709.html, “Gigabit Ethernet PHY Chip Sets LAN Speed Record For CopperStory,” Nov. 1998, pp. 1-6.
Broadcom Corporation
Jeanglaude Jean Bruner
McAndrews Held & Malloy
LandOfFree
Hardware efficient implementation of finite impulse response... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hardware efficient implementation of finite impulse response..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware efficient implementation of finite impulse response... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3411537