Coded data generation or conversion – Analog to or from digital conversion – Nonlinear
Reexamination Certificate
2007-07-03
2007-07-03
JeanPierre, Peguy (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Nonlinear
C363S034000
Reexamination Certificate
active
11376888
ABSTRACT:
A power converter including a hardware efficient control loop architecture. Error detection circuitry may generate an error signal based on the difference between a power converter output voltage and a reference voltage. An oversampling ADC may digitize the error signal. The transfer function associated with the ADC may include quantization levels spaced at non-uniform intervals away from a center code. A digital filter may calculate the average of the digitized error signal. A nonlinear requantizer may reduce the number of codes corresponding to the output of the digital filter. A proportional integral derivative (PID) unit may multiply the output of the nonlinear requantizer by PID coefficients to generate a PID duty cycle command, and a gain compensation unit may dynamically adjust the PID coefficients to maintain a constant control loop gain. A noise-shaped truncation unit including a multi-level error-feedback delta sigma modulator may reduce the resolution of the PID duty cycle command.
REFERENCES:
patent: 4908564 (1990-03-01), Lehle
patent: 5777912 (1998-07-01), Leung et al.
patent: 5841642 (1998-11-01), Fitzgerald
patent: 6355408 (2002-03-01), Whitcomb et al.
patent: 6650099 (2003-11-01), Mitamura et al.
patent: 6958721 (2005-10-01), Vincent et al.
patent: 2006/0023479 (2006-02-01), Leung et al.
patent: 2006/0055574 (2006-03-01), Maksimovic et al.
patent: 2006/0176175 (2006-08-01), Evans et al.
Alexander Mark A.
Fernald Kenneth W.
Heineman Douglas E.
Herrington Scott K.
Hood Jeffrey C.
Jean-Pierre Peguy
Lewin Mario J.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Zilker Labs, Inc.
LandOfFree
Hardware efficient digital control loop architecture for a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hardware efficient digital control loop architecture for a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware efficient digital control loop architecture for a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3787272