Hardware description interface for a high-level modeling system

Details Hardware description interface for a high-level modeling system Hardware description interface for a high-level modeling system

2008-12-19

2011-12-13

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Integrated circuit design processing

Layout editor

C716S102000, C716S106000, C716S110000, C716S118000, C716S126000, C703S002000, C703S013000, C703S019000

Reexamination Certificate

active

08079013

ABSTRACT:
A computer-implemented method of specifying a circuit design within a high-level modeling system (HLMS) can include, responsive to a scripted user input, instantiating a first and a second block objects within a hardware description interface (HDI) that is communicatively linked with the HLMS and, responsive to instantiating the first and second block objects, creating and displaying, within the HLMS, first and second modeling blocks representing the first and second xBlock objects respectively. Responsive to instantiating, within the HDI, a signal object bound to an output port of the first block object and an input port of the second block object, a modeling line can be created and displayed within the HLMS visually linking an output of the first modeling block with an input of the second modeling block. The first modeling block, second modeling block, and modeling line can be stored as a description of the circuit design.

REFERENCES:
patent: 6477691 (2002-11-01), Bergamashi/Rab et al.
patent: 7003751 (2006-02-01), Stroomer et al.
patent: 7086014 (2006-08-01), Bartz et al.
patent: 7143369 (2006-11-01), Milne
patent: 7203632 (2007-04-01), Milne et al.
patent: 7203922 (2007-04-01), Hamilton et al.
patent: 7415689 (2008-08-01), Taylor
patent: 7509246 (2009-03-01), Molson et al.
patent: 2007/0157138 (2007-07-01), Ciolfi et al.
patent: 2007/0245294 (2007-10-01), Saito et al.
patent: 2008/0209380 (2008-08-01), Hattori et al.
patent: 2010/0107130 (2010-04-01), Bowers et al.
Per Haglund, Oskar Mencer, Wayne Luk,and Benjamin Tai, “Hardware Design with a Scripting Language,” inProceedings of International Conference on Field-Programmable Logic and its applications(FPL), 2003, pp. 1040-1043.
David Castells-Rufas, and Jordi Carrabina, “Jumble: A Hardware-in-the-Loop Simulation System for JHDL,” inProceedings of IEEE Symposium on Field-Programmable Custom Computing Machines(FCCM), 2007, 2 pages.
Jingzhao Ou, Viktor K. Prasanna, “PyGen: A MATLAB/Simulink Based Tool for Synthesizing Parameterized and Energy Efficient Designs Using FPGAs,” inProceedings of IEEE Symposium on Field-Programmable Custom Computing Machines(FCCM), 2004, 10 pages.
Peter Bellows and Brad Hutchings, “JHDL—An HDL for Reconfigurable Systems,” inProceedings of IEEE Symposium on Field-Programmable Custom Computing Machines(FCCM), 1998, 10 pages.
U.S. Appl. No. 12/697,881, filed Feb. 1, 2010, Chan et al.
U.S. Appl. No. 12/622,327, filed Nov. 19, 2009, Szedo.
Bellows, Peter et al., “JHDL—An HDL for Reconfigurable Systems,”Proc. of the 6thAnnual IEEE Symposium on Field-Programmable Custom Computing Machines(FCCM), Apr. 15, 1998, pp. 175-184, IEEE Computer Society, Washington, DC, USA.
Castells-Rufas, David et al., “Jumble: A Hardware-in-the-Loop Simulation System for JHDL,”Proc. of the 15thAnnual IEEE Symposium on Field-Programmable Custom Computing Machines(FCCM), Apr. 23, 2007, pp. 345-348, IEEE Computer Society, Washington, DC, USA.
Haglund, Per et al., “Hardware Design with a Scripting Language,”Proc. of the 13thInternational Conference on Field-Programmable Logic and Applications(FPL), Sep. 1, 2003, pp. 1040-1043, Springer Publishing Company, New York, New York.
Ou, Jingzhao et al., “PyGen: A MATLAB/Simulink Based Tool for Synthesizing Parameterized and Energy Efficient Designs Using FPGAs,”Proc. of the 12thAnnual IEEE Symposium on Field-Programmable Custom Computing Machines(FCCM), Apr. 23, 2004, pp. 47-56, IEEE Computer Society, Washington, DC, USA.
Mentor Graphics, Catapult C Synthesis User's and Reference Manual, University Version, Release 2010a Update 1, Nov. 2010, pp. 1-673.
Mentor Graphics, ModelSim PE, Simulation and Verification, Datasheet, MGC-5-05, 1023770-w, 2005, 2 pp.
Mentor Graphics, ModelSim SE, Simulation and Verification, Datasheet, MGC-5-06, 1025020-w, 2006, 3 pp.
Xilinx, Inc., System Generator for DSP, Reference Guide, Release 10.1, Mar. 2008, 1-518 pp., Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Xilinx, Inc., System Generator for DSP, User Guide, Release 10.1, Mar. 2008, 1-350 pp., Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Xilinx, Inc., ISim User Guide, UG 660 (v. 13.1), Mar. 18, 2011, 1-196 pp., Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Xilinx, Inc., Xilinx System Generator for v2.1 for Simulink Introduction Tutorials, Xilinx System Generator v2.1 Basic Tutorial, Jun. 7, 2001, 1-56 pp., Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.

Affiliated with

Also associated with

Rating

Hardware description interface for a high-level modeling system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hardware description interface for a high-level modeling system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware description interface for a high-level modeling system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4304086