Hardware corection scheme for inter-frame image jitter in a scan

Details Hardware corection scheme for inter-frame image jitter in a scan Hardware corection scheme for inter-frame image jitter in a scan

1988-03-28

1990-01-30

Jaworski, Francis

Surgery

Truss

Pad

73620, A61B 1000

Patent

active

048966720

ABSTRACT:
Circuitry for reducing side to side jitter in an ultrasound imaging system using a transducer which is mechanically scanned back and forth to cover the area to be imaged. The circuitry includes a filter circuit for providing a correction signal to be added to the transducer position signal. The filter circuit provides a phase lead proportional to the rate of change of the transducer movement. This signal is scaled by a factor which varies linearly as the depth being imaged changes. The correction signal compensates for delays through the transducer positioning and driver circuitry and for depth dependant delays resulting from the movement of the transducer during the scanning operation.

REFERENCES:
patent: 4092867 (1978-06-01), Matzuk
patent: 4269066 (1981-05-01), Fischer
patent: 4316390 (1982-02-01), Kretz
patent: 4622501 (1986-11-01), Eventoff et al.
patent: 4671292 (1987-06-01), Matzuk

Affiliated with

Also associated with

Rating

Hardware corection scheme for inter-frame image jitter in a scan does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hardware corection scheme for inter-frame image jitter in a scan, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware corection scheme for inter-frame image jitter in a scan will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1918686