Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2005-09-13
2005-09-13
Mai, Tan V. (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S203000
Reexamination Certificate
active
06944639
ABSTRACT:
A hardware context vector codec/generator which can be used in the block coder of a discrete wavelet transform (DWT) codec. The context vector codec/generator consists mostly of three columns of context vector registers where the context vectors move in parallel from column to column while the bits in the context vectors are modified by digital logic gates placed before each column. The digital logic gates are controlled by the results of the block coder scanning quantized wavelet coefficients. The preferred embodiment is used in a JPEG2000 codec.
REFERENCES:
patent: 5680129 (1997-10-01), Weinberger et al.
patent: 5835034 (1998-11-01), Seroussi et al.
patent: 6587588 (2003-07-01), Bottou et al.
patent: 6822587 (2004-11-01), Henry
patent: 2003/0053702 (2003-03-01), Hu
patent: 2003/0133500 (2003-07-01), Auwera et al.
Cohen & Pontani, Lieberman & Pavane
Mai Tan V.
Nokia Corporation
LandOfFree
Hardware context vector generator for JPEG2000 block-coding does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hardware context vector generator for JPEG2000 block-coding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware context vector generator for JPEG2000 block-coding will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3381444