Static information storage and retrieval – Magnetic bubbles – Guide structure
Patent
1994-12-28
1996-07-02
Beausoliel, Jr., Robert W.
Static information storage and retrieval
Magnetic bubbles
Guide structure
39518205, 365201, G11C 2900
Patent
active
055331947
ABSTRACT:
A board-mounted memory array includes a plurality of memory modules, each module N bits wide by M bits long, the memory array including YM addresses of words that are XN bits long, where X and Y are integers. Each word is comprised of N bits from a common address value in each of X modules. The memory array includes memory interface logic mounted on the board which accesses the memory array in response to address signals. The memory interface logic is configured to use a first address procedure to access individually addressed words in the memory array at a first rate and, upon command, to use a second address procedure to sequentially access a span of contiguous addresses at a second, higher rate. A controller is coupled to the memory interface logic and enables application of address signals generated external to the board. Hardware test circuitry is resident on the board and controls the memory interface logic to implement the second address procedure and to apply test signals to a plurality of contiguous addresses in the memory array in accordance with a test protocol and to analyze output signals fed to the memory interface logic from the addressed memory words. The hardware test circuitry implements a protocol which causes application to the plurality of contiguous addresses of plural N bit test groups, each address receiving identical N-bit test groups across all bit positions in an addressed word.
REFERENCES:
patent: Re34718 (1994-09-01), Tobita
patent: 4342084 (1982-07-01), Sager et al.
patent: 4379259 (1983-04-01), Varadi et al.
patent: 4541090 (1985-09-01), Shiragasawa
patent: 4584682 (1986-04-01), Shah
patent: 4622668 (1986-11-01), Dancker et al.
patent: 4744061 (1988-05-01), Takemae
patent: 4752929 (1988-06-01), Kantz
patent: 4773071 (1988-09-01), Nielsen
patent: 4873705 (1989-10-01), Johnson
patent: 4942576 (1990-07-01), Busack et al.
patent: 4969148 (1990-11-01), Nadeau-Dostie et al.
patent: 5073891 (1991-12-01), Patel
patent: 5075892 (1991-12-01), Choy
patent: 5274648 (1993-12-01), Eikill et al.
patent: 5373509 (1994-12-01), Katsura
patent: 5377148 (1994-12-01), Rajsuman
patent: 5400342 (1995-03-01), Matsumura
"Present State and Trends in Test-Aids and Self-Testing for Very Large Scale integrated memory circuits" (In Nachr.tech. Elektron, East Germany); vol. 40, No. 1, Abstract, 1990, 1 reference Weisse, S.
"Computer aided repairs to memory circuits" (In Nachr. tech. Elektron. (East Germany) ); Steinfuhrer, H.; Kostner, R.; Nachr.tech. Elektron. (East Germany), vol. 37, No. 10, Abstract 1987, 17 ref.
"The Dilemma of Testing DRAM Boards"; David Ruedy and Tony Kakani; 3 pages; Electronic Test.
"Chip Level Test Improvements Using CrossCheck Gate-Array Devices;" Mike Fertsch, Raytheon Microelectronics Center, Andover MA 01810; 5 pages; Electro /92; Conferemce Record, Hynes Convention Center, Boston, MA, May 12-14-1992.
"Design and Application of Semiconductor Memory Test Hardware"; Arthur A. Shaw, GTE Automatic Electric Laboratories; Apr. 1976; pp. 65-66 and 69-79.
"A Novel Built-In Self-Repair Approach to VLSI Memory Yield Enhancement"; P. Mazumder and J. S. Yih; Department of Electrical Engineering and Computer Science, The University of Michigan, Ann Abor, MI 48109; 9 pages; 1990 International Text Conference.
Hardware Algorithm For Static and Dynamic Rams Testing, Mofreh M. Salem, Aidao A. El-Gwad; Computers and Control Dept. Faculty of engineering EL-Mansoura University, El-Mansoura, Egypt; Modelling, Stimulation & Control, A. AMSE Press, vol. 40, No. 1, 1991, pp. 57-63.
"Design Aids and Hardware Testing of Microprocessor System Circuit Packs"; J. Grason, Bell Telephone Laboratories, Inc. Holmdel, NJ 07733; IEEE Proc. on Symposium on Design Automation and microprocessor, Feb. 24, 19977; pp. 95-99.
Albin Donald J.
Walls Andrew D.
Yanes Adalberto G.
Zitny Kevin G.
Beausoliel, Jr. Robert W.
International Business Machines - Corporation
Snyder Glenn
LandOfFree
Hardware-assisted high speed memory test apparatus and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hardware-assisted high speed memory test apparatus and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware-assisted high speed memory test apparatus and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1514793