Hardware arrangement for specifying data format in asynchronous

Details Hardware arrangement for specifying data format in asynchronous Hardware arrangement for specifying data format in asynchronous

1992-05-11

1993-12-28

Kuntz, Curtis

Pulse or digital communications

Spread spectrum

Direct sequence

370 48, 358413, H04L 2538

Patent

active

052746798

ABSTRACT:
In order to detect the format of asynchronously, serially transmitted character data using a command signal which includes a plurality of command character data, wherein the beginning of each of the command character data is identified by a start bit, and the character length of each of the character signals is L (a positive integer), the start bit is detected and a train of pulses generated to enable each of the character data to be sampled; the character signal is sampled and converted into a corresponding parallel signal; each of the parallel character signals outputted are ascertained; the number of character data received is counted and it is determined if a predetermined matching is achieved.

REFERENCES:
patent: 4017683 (1977-04-01), Pederson et al.
patent: 4414677 (1983-11-01), Ive et al.
patent: 4761800 (1988-08-01), Lese et al.
patent: 4792966 (1988-12-01), Ballweg

Affiliated with

Also associated with

Rating

Hardware arrangement for specifying data format in asynchronous does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hardware arrangement for specifying data format in asynchronous , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware arrangement for specifying data format in asynchronous will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1549287