Data processing: database and file management or data structures – Database and file access
Reexamination Certificate
2011-03-15
2011-03-15
Breene, John E (Department: 2162)
Data processing: database and file management or data structures
Database and file access
C707S712000, C707S713000, C707S736000
Reexamination Certificate
active
07908259
ABSTRACT:
Embodiments of the present invention provide a hardware accelerator that assists a host database system in processing its queries. The hardware accelerator comprises special purpose processing elements that are capable of receiving database query/operation tasks in the form of machine code database instructions, execute them in hardware without software, and return the query/operation result back to the host system. For example, table and column descriptors are embedded in the machine code database instructions. For ease of installation, the hardware accelerators employ a standard interconnect, such as a PCIe or HT interconnect. The processing elements implement a novel dataflow design and Inter Macro-Op Communication (IMC) data structures to execute the machine code database instructions. The hardware accelerator may also comprise a relatively large memory to enhance the hardware execution of the query/operation tasks requested. The hardware accelerator utilizes hardware-friendly memory addressing, which allows for arithmetic derivation of a physical address from a global database virtual address simply based on a row identifier. The hardware accelerator minimizes memory reads/writes by keeping most intermediate results flowing through IMCs in pipelined and parallel fashion. Furthermore, the hardware accelerator may employ task pipelining and pre-fetch pipelining to enhance its performance.
REFERENCES:
patent: 5386583 (1995-01-01), Hendricks
patent: 5537592 (1996-07-01), King et al.
patent: 5544357 (1996-08-01), Huei
patent: 5649181 (1997-07-01), French et al.
patent: 5664172 (1997-09-01), Antoshenkov
patent: 5666524 (1997-09-01), Kunkel et al.
patent: 5794228 (1998-08-01), French et al.
patent: 5794229 (1998-08-01), French et al.
patent: 5852821 (1998-12-01), Chen et al.
patent: 5918225 (1999-06-01), White et al.
patent: 7529753 (2009-05-01), Ewing
patent: 2002/0078015 (2002-06-01), Ponnekanti
patent: 2003/0086300 (2003-05-01), Noyes et al.
patent: 2004/0088705 (2004-05-01), Eslick et al.
patent: 2004/0133565 (2004-07-01), Hinshaw et al.
patent: 2004/0257370 (2004-12-01), Lippincott et al.
patent: 2006/0218123 (2006-09-01), Chowdhuri et al.
Stonebraker et al., “C-Store: A Column-Oriented DBMS”, VLDB, pp. 553-564, 2005.
“The Vertica Database Data Sheet”, www.vertica.com.
“Building a Multi-terabyte Vertica Database”, www.vertica.com, Feb. 2007.
“The Vertica Database, Technical Overview White Paper”, www.vertica.com, Jul. 2007.
Bandi et al., “Hardware Acceleration of Database Operations Using Content-Addressable Memories”, Proceedings of the First International Workshop on Data Managements on New Hardware (DaMoN 2005); Jun. 12, 2005, Baltimore, Maryland.
Bandi et al., “Hardware Acceleration in Commercial Databases: A Case Study of Spatial Operations”, Proceedings of the 30th VLDB Conference, Toronto, Canada 2004.
Non-Final Office Action dated Sep. 24, 2009 issued in related U.S. Appl. No. 11/895,952, filed Aug. 27, 2007.
Non-Final Office Action dated Sep. 4, 2009 issued in related U.S. Appl. No. 12/098,988, filed Apr. 7, 2008.
Branscome Jeremy
Chamdani Joseph I.
Corwin Michael
Yang Liuxi
Breene John E
Hershley Mark E
Monument IP Law Group
Teradata , US Inc.
LandOfFree
Hardware accelerated reconfigurable processor for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hardware accelerated reconfigurable processor for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware accelerated reconfigurable processor for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2642790