Electrical computers and digital processing systems: interprogra – Data transfer between operating systems
Reexamination Certificate
2003-11-17
2008-11-04
Zhen, Li B. (Department: 2194)
Electrical computers and digital processing systems: interprogra
Data transfer between operating systems
C718S103000
Reexamination Certificate
active
07448050
ABSTRACT:
In a data processing system using multiple operating systems, an interrupt which itself may be interrupted by a subsequent interrupt which will be serviced in a different operating system, guards itself against being overlooked when that subsequent interrupt has been handled by starting a stub interrupt handling routine in that other operating system before executing the main handling routine in the originating operating system. Thus, the stub interrupt handling routine will be recognised in the other operating system irrespective of other interrupt events which may occur and accordingly the interrupted interrupt handling may be restarted.
REFERENCES:
patent: 4545012 (1985-10-01), Clancy et al.
patent: 5392409 (1995-02-01), Umeno et al.
patent: 5513349 (1996-04-01), Horiguchi et al.
patent: 6282657 (2001-08-01), Kaplan et al.
patent: 2001/0034751 (2001-10-01), Eto et al.
patent: 2002/0032850 (2002-03-01), Kauffman
patent: 2002/0174342 (2002-11-01), Freeman et al.
patent: 2002/0194389 (2002-12-01), Worley et al.
patent: 2005/0149933 (2005-07-01), Saito et al.
patent: 1 162536 (2001-12-01), None
patent: 2000-330806 (2000-11-01), None
patent: 2000-347883 (2000-12-01), None
patent: 2001-236237 (2001-08-01), None
patent: WO 01/46800 (2001-06-01), None
Related U.S. Appl. No. 10/714,518.
Related U.S. Appl. No. 10/714,563.
Related U.S. Appl. No. 10/714,519.
Related U.S. Appl. No. 10/714,565.
Related U.S. Appl. No. 10/714,521.
Related U.S. Appl. No. 10/714,561.
Related U.S. Appl. No. 10/714,520.
Related U.S. Appl. No. 10/714,483.
Related U.S. Appl. No. 10/714,178.
Related U.S. Appl. No. 10/714,480.
Related U.S. Appl. No. 10/714,562.
Related U.S. Appl. No. 10/714,560.
Related U.S. Appl. No. 10/714,516.
Related U.S. Appl. No. 10/714,482.
Related U.S. Appl. No. 10/713,454.
Related U.S. Appl. No. 10/713,303.
Related U.S. Appl. No. 10/713,456.
Related U.S. Appl. No. 10/714,481.
Belnet Lionel
Brochier Stephane Eric Sebastien
Chaussade Nicolas
Dornan Christopher Bentley
Nonweiler Michael Robert
ARM Limited
Nixon & Vanderhye P.C.
Seye Abdou K
Zhen Li B.
LandOfFree
Handling multiple interrupts in a data processing system... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Handling multiple interrupts in a data processing system..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Handling multiple interrupts in a data processing system... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4043275