Hamming neural network circuit

Details Hamming neural network circuit Hamming neural network circuit

1994-09-30

1997-05-13

Downs, Robert W.

G06K 900

Patent

active

056300212

ABSTRACT:
A Hamming neural network circuit is provided with N binary inputs and M exemplar template outputs, and has a template matching calculation subnet and a winner-take-all subnet. The template matching calculation subnet includes M first neurons in which M exemplar templates are stored respectively. Each first neuron includes N pull-up and pull-down transistor pairs connected in parallel with each other, and connected to and controlled by the N binary inputs, respectively, so that the M first neurons generate M template matching signals depending on the matching degrees between the N binary inputs and the M exemplar templates. The winner-take-all subnet includes M second neurons, each having a template competition node, a load element connected between a power source and the template competition node, and a competition circuit connected between the template competition node and ground. The M template competition nodes are connected to the M template matching signals respectively for generating the M exemplar template outputs. The competition circuit of each second neuron includes M -1 parallel-connected transistors controlled respectively by the template competition nodes of all second neurons except the template competition node of itself so that the template competition node connecting with the largest template matching signal is eventually at a relatively high voltage level, and the other template competition nodes are at a relatively low voltage level, after competition.

REFERENCES:
patent: 4980583 (1990-12-01), Dietz
patent: 5049758 (1991-09-01), Mead et al.
patent: 5059814 (1991-10-01), Mead et al.
patent: 5146106 (1992-09-01), Anderson et al.
patent: 5248873 (1993-09-01), Allen et al.
patent: 5268684 (1993-12-01), Allen et al.
patent: 5331215 (1994-07-01), Allen et al.
patent: 5361311 (1994-11-01), Wilson
patent: 5537512 (1996-07-01), Hsia
IEEE ASSP Magazine, pp. 4-22, Apr. 1987 entitled "An Introduction to Computing with Neural Nets", by Richard P. Lippmann.
Gomez-Castaneda et al., VLSI Hamming Neural Net Showing Digial Decoding Jun. 1993.
Robinson et al., A Modular CMOS Design of a Hamming Network Jul. 1992.
Robinson et al, A Modular VLSI Design of a CMOS Hamming Network Apr. 1991.
Grant et al., Synthesis of a Class of Artificial Neural Network . . . 1991.
Zhong, An Analog Cell Library Useful for Artificial Neural Networks 1990.
Grant, A High Speed Integrated Hamming Neural Classifier 1994.
CMOS Circuit Design of Programmable Neural Net Classifier of Exclusive Classes Aug. 1989.
He et al., A High Density and Low Power Charge Based Hamming Network Mar. 1993.
Gomez-Castaneda, Integrated Circuit for Hamming Neural Net 1994.

Affiliated with

Also associated with

Rating

Hamming neural network circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hamming neural network circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hamming neural network circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1392264