Pulse or digital communications – Transmitters
Reexamination Certificate
2006-06-27
2006-06-27
Vanderpuye, Kenneth (Department: 2634)
Pulse or digital communications
Transmitters
C365S233100, C326S093000
Reexamination Certificate
active
07068727
ABSTRACT:
Methods and apparatus for halting the data strobes transmitted over a source synchronous link to enable the data stored in the data capture flip-flops in a source synchronous receiver to be scanned out for subsequent analysis. This allows for the evaluation of the captured data without placing additional components in the functional data path and, therefore, without increasing the latency of the transmission. To provide optimal timing margins the data and data strobe paths are logically and electrically matched. This includes routing the data and data strobe signals in close proximity from the transmitter to the receiver, and through the same logical and physical elements in the transmitter and receiver. This insures that any injected link noise is experienced common-mode. In addition, the data strobe signal is preferably driven at one-half of the period of the data signal so that the data strobe and data signals experience logical state transitions at the same time and at the same frequency. This insures maximally similar electrical modes on the communication link, further maximizing link margin.
REFERENCES:
patent: 5357613 (1994-10-01), Cantrell et al.
patent: 5442658 (1995-08-01), Cuny et al.
patent: 5706484 (1998-01-01), Mozdzen et al.
patent: 5723995 (1998-03-01), Mozdzen et al.
patent: 5768529 (1998-06-01), Nikel et al.
patent: 5774001 (1998-06-01), Mozdzen et al.
patent: 5852378 (1998-12-01), Keeth
patent: 5898890 (1999-04-01), Heep et al.
patent: 5919265 (1999-07-01), Nishtala et al.
patent: 6016066 (2000-01-01), Ilkbahar
patent: 6026051 (2000-02-01), Keeth et al.
National Semiconductor DS26C31 CMOS Quad TRI-STATE Differential Line Driver (Datasheet). Jun. 1998.
National Semiconductor DS26C32A Quad Differential Line Receiver (Datasheet). Jun. 1998.
Texas Instruments CDC111 1-Line to 9-Line Differential LVPECL Clock Driver (Datasheet). Sep. 1993.
Texas Instruments CDC328A 1-Line to 6-Line Clock Driver with Selectable Polarity (Datasheet); Dec. 1992.
Nikel, R.E.; “Low cost 400 MHz source synchronous data links”, Electrical Performance of Electronic Packaging, 1995, Oct. 2-4, 1995, pp.: 146-148□□.
EPO Search Report. Application No. 01108649.3 - 2415 PCT. Oct. 13, 2005.
Lo Karen
Snyder Robert D.
Perilla Jason M.
Vanderpuye Kenneth
LandOfFree
Halting data strobes on a source synchronous link and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Halting data strobes on a source synchronous link and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Halting data strobes on a source synchronous link and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3665888