Half-speed clock recovery and demultiplexer circuit

Details Half-speed clock recovery and demultiplexer circuit Half-speed clock recovery and demultiplexer circuit

1992-03-16

1994-04-05

Safourek, Benedict V.

Multiplex communications

Wide area network

Packet switching

3701053, 375119, H04J 306

Patent

active

053011961

ABSTRACT:
A clock recovery circuit and demultiplexer circuit which operate at half the data rate of a received data stream. The half-speed clock recovery circuit generates a 0 and 90-degree clock at half the rate of the incoming data. These clocks are sampled by a pair of edge triggered flip-flops using the transitions of the received data as triggers. The outputs of these flip-flops are exclusive OR-ed to provide a signal indicating whether the generated clock leads or lags the received data. The half-speed 1:2 demultiplexer circuit uses the rising and falling edges of a half-speed 90-degree clock to latch the received data through a pair of flip-flops. The outputs of these flip-flops, each triggered by a different edge of the clock, make up two demultiplexed data streams. The clock recovery and demultiplexer circuits of the present invention can be extended to operate at lower clock rates and configured to provide wider demultiplexing.

REFERENCES:
patent: 3805180 (1974-04-01), Widmer
patent: 3988696 (1976-10-01), Sharpe
patent: 4200845 (1980-04-01), Mendenhall et al.
patent: 4408165 (1983-10-01), Braun
patent: 4414639 (1983-11-01), Talambiras
patent: 4419760 (1983-12-01), Bjornholt
patent: 4473805 (1984-09-01), Guhn
patent: 4486739 (1984-12-01), Franaszek et al.
patent: 4546486 (1985-10-01), Evans
patent: 4642573 (1987-02-01), Noda et al.
patent: 4663769 (1987-05-01), Krinock
patent: 4668917 (1987-05-01), Levine
patent: 4780893 (1988-10-01), Henkelman, Jr.
patent: 4823363 (1989-04-01), Yoshida
patent: 4831284 (1989-05-01), Anderson et al.
patent: 4920278 (1990-04-01), Nawata
patent: 5022057 (1991-06-01), Nishi et al.
patent: 5150364 (1992-09-01), Negus
"GB/S Fiber Optic Link Adapter Chip Set," J. F. Ewen et al., IEEE GaAs IC Symposium, Aug. 1988, pp. 11-14.
"A DC-Balanced Partitioned Block 8B/10B Transmission Code", A. X. Widmer et al. IBM Journal of Research and Development, vol. 27, No. 5, Sep. 1983, pp. 450-451.

Affiliated with

Also associated with

Rating

Half-speed clock recovery and demultiplexer circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Half-speed clock recovery and demultiplexer circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Half-speed clock recovery and demultiplexer circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-517805