Half-rate linear quardrature phase detector for clock recovery

Details Half-rate linear quardrature phase detector for clock recovery Half-rate linear quardrature phase detector for clock recovery

2005-11-29

2005-11-29

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By phase

C327S002000, C327S244000

Reexamination Certificate

active

06970020

ABSTRACT:
A half-rate linear phase detector is particularly well-suited to clock data recovery in a serial data interface. The phase detector uses a quadrature clock to process different portions of the incoming data with different phases of the clock. The resulting component signals can be combined to provide the expected UP and DOWN phase detector output control signals. The phase detector output signals are balanced and of uniform width, minimizing oscillator control signal ripple in the clock data recovery circuit, while the linearity of the phase detector makes its output predictable.

REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4486739 (1984-12-01), Franaszek et al.
patent: 5014316 (1991-05-01), Marrah et al.
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5802103 (1998-09-01), Jeong
patent: 5825209 (1998-10-01), Stark et al.
patent: 5909126 (1999-06-01), Cliff et al.
patent: 6031428 (2000-02-01), Hill
patent: 6100722 (2000-08-01), Dalmia
patent: 6163208 (2000-12-01), Christensen et al.
patent: 6215326 (2001-04-01), Jefferson et al.
patent: 6225831 (2001-05-01), Dalmia et al.
patent: 6320921 (2001-11-01), Gu
patent: 6373293 (2002-04-01), Best
patent: 6407576 (2002-06-01), Ngai et al.
patent: 6483886 (2002-11-01), Sung et al.
patent: 6642746 (2003-11-01), Donnelly et al.
patent: 6650140 (2003-11-01), Lee et al.
patent: 6724328 (2004-04-01), Lui et al.
patent: 2001/0033188 (2001-10-01), Aung et al.
patent: 2003/0052709 (2003-03-01), Venkata et al.
patent: 2003/0155955 (2003-08-01), Andrasic et al.
U.S. Appl. No. 10/059,014, filed Jan. 29, 2002, Lee et al.
U.S. Appl. No. 10/209,633, filed Jul. 30, 2002, Starr et al.
U.S. Appl. No. 10/273,899, filed Oct. 16, 2002, Venkata et al.
U.S. Appl. No. 10/317,262, filed Dec. 10, 2002, Venkata et al.
U.S. Appl. No. 10/317,264, filed Dec. 10, 2002, Venkata et al.
U.S. Appl. No. 10/349,541, filed Jan. 21, 2003, Venkata et al.
U.S. Appl. No. 10/637,982, filed Aug. 8, 2003, Venkata et al.
U.S. Appl. No. 10/668,900, filed Sep. 22, 2003, Asaduzzaman et al.
U.S. Appl. No. 10/713,877, filed Sep. 26, 2003, Asaduzzaman et al.
U.S. Appl. No. 10/713,877, filed Nov. 13, 2003, Churhill et al.
U.S. Appl. No. 10/722,665, filed Nov. 26, 2003, Wortman et al.
U.S. Appl. No. 10/470,120, filed Dec. 17, 2003, Wang et al.
U.S. Appl. No. 10/739,445, filed Dec. 17, 2003, Kwasniewski et al.
Cook, Barry M., “IEEE 1355 Data-Strobe Links: ATM Speed at RS232 Cost”, Microprocessors and Microsystems, Elsevier, UK, vol. 21, No. 7-8, pp. 421-428 (Mar. 30, 1998).
Konstas, Jason, “Converting Wide, Parallel Data Buses to High Speed Serial Links”, Cypress Semiconductor, pp. 19-30 (1999).
Lemme, Helmuth, “Schnelle Chips Für Flaschenhäise” Elektonik, Franzis Verlag GMBH. Munchen, DE, vol. 40, No. 22, pp. 104-109 (Oct. 29, 1991).
“Lucent Introduces 10Gb/s Ethernet FPGAs”, Programmable Logic News and Views, Electronic Trend Publications, Inc., vol. IX, No. 11, pp. 7-8 (Nov. 2000).
“ORCA ORT82G5 0.622/1.0-1.25/2.0-2.5/3.125 Gbits/s Backplane Interface FPSC”, Lucent Technologies, Microelectronics Group, Product Brief, pp. 1-8 (Feb. 2001).
“ORCA ORT82G5 1.0-1.25/2.0-2.5/3.125 Gbits/s Backplane Interface FPSC”, Preliminary Data Sheet, Agere Systems Inc., pp. 1-35 (Jul. 2001).
“ORCA ORT8850 Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver”, Data Sheet, Agere Systems Inc., pp. 1-6 (Jul. 2001).
“ORCA ORT8850 Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver”, Product Brief, Agere Systems Inc., pp. 1-6 (Jul. 2001).
“Protocol Independent Gigabit Backplane Transceiver Using Lucent ORT4622/ORT8850 FPSCs”, Lucent Technologies, Microelectronics Group, Application Note, pp. 1-10 (Jun. 2000).
“Rocket I/O Transceiver User Guide”, UG024 (v1.2), Xilinx, Inc. (Feb. 25, 2002).
“Virtex-II Pro Platform FPGA Handbook”, UG012 (v1.0), pp. 1-6, 27-32, 121-126, and 162-180, Xilinx, Inc. (Jan. 31, 2002).
“Virtex-II Pro Platform FPGAs: The Platform for Programmable Systems”, <http://www.xilinx.com/virtex2pro> (visited Mar. 5, 2002).

Affiliated with

Also associated with

Rating

Half-rate linear quardrature phase detector for clock recovery does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Half-rate linear quardrature phase detector for clock recovery, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Half-rate linear quardrature phase detector for clock recovery will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3492971