Guild array multiplier for binary numbers in two's complement no

Details Guild array multiplier for binary numbers in two's complement no Guild array multiplier for binary numbers in two's complement no

1984-12-13

1987-11-10

Malzahn, David H.

Boots, shoes, and leggings

G06F 752

Patent

active

047062100

ABSTRACT:
The invention concerns a Guild array multiplier for two's complement notation. Three major cell types are used as building blocks in the array, the cells differing by a simple carry circuit only.

REFERENCES:
patent: 4432066 (1984-02-01), Benschop
patent: 4616330 (1986-10-01), Betz
Pekmestzi et al., "A Two's Complement Cellular Array Multiplier", The Radio & Electronic Engineer, vol. 51, No. 2, pp. 94-96, Feb. 1981.
Isbery, "Electronic Switching Circuits for Multiplication", IBM Tech. Disclosure Bulletin, vol. 8, No. 2, Jul. 1965, pp. 258-259.
Dadda, "Some Schemes for Parallel Multipliers", Alta Frequenza, vol. XXXIV, No. 5, pp. 349-356, 1965.
Deverell, "Pipeline Iteratire Arithmetic Arrays", IEEE Trans. on Computers, Mar. 1975, pp. 317-322.

Affiliated with

Also associated with

Rating

Guild array multiplier for binary numbers in two's complement no does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Guild array multiplier for binary numbers in two's complement no, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Guild array multiplier for binary numbers in two's complement no will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1072363