Graphics processor with pipeline state storage and retrieval

Details Graphics processor with pipeline state storage and retrieval Graphics processor with pipeline state storage and retrieval

2002-11-07

2004-02-17

Bella, Matthew C. (Department: 2676)

Computer graphics processing and selective visual display system

Computer graphic processing system

Plural graphics processors

C345S505000, C345S419000, C345S427000

Reexamination Certificate

active

06693639

ABSTRACT:

FIELD OF INVENTION
This invention generally relates to computing systems, more particularly to three-dimensional computer graphics, and most particularly to structure and method for a pipelined three-dimensional graphics processor implementing the saving and retrieving of graphics pipeline state information.
BACKGROUND
Computer graphics is the art and science of generating pictures with a computer. Generation of pictures, or images, is commonly called rendering. Generally, in three-dimensional (3D) computer graphics, geometry that represents surfaces (or volumes) of objects in a scene is translated into pixels stored in a frame buffer, and then displayed on a display device. Real-time display devices, such as CRTs used as computer monitors, refresh the display by continuously displaying the image over and over.
In a 3D animation, a sequence of images is displayed, giving the illusion of motion in three-dimensional space. Interactive 3D computer graphics allows a user to change his viewpoint or change the geometry in real-time, thereby requiring the rendering system to create new images on-the-fly in real-time.
In 3D computer graphics, each renderable object generally has its own local object coordinate system, and therefore needs to be translated (or transformed) from object coordinates to pixel display coordinates, and this is shown diagrammatically in FIG.
1
. Conceptually, this is a 4-step process: 1) transformation (including scaling for size enlargement or shrink) from object coordinates to world coordinates, which is the coordinate system for the entire scene; 2) transformation from world coordinates to eye coordinates, based on the viewing point of the scene; 3) transformation from eye coordinates to perspective translated coordinates, where perspective scaling (farther objects appear smaller) has been performed; and 4) transformation from perspective translated coordinates to pixel coordinates. These transformation steps can be compressed into one or two steps by precomputing appropriate transformation matrices before any transformation occurs. Once the geometry is in screen coordinates, it is broken into a set of pixel color values (that is “rasterized”) that are stored into the frame buffer.
Many techniques are used for generating pixel color values, including Gouraud shading, Phong shading, and texture mapping. After color values are determined, pixels are stored or displayed. In the absence of z-buffering or alpha blending, the last pixel color written to a position is the visible pixel. This means that the order in which rendering takes place affects the final image. Z-buffering causes the last pixel to be written only if it is spatially “in front” of all other pixels in a position. This is one form of hidden surface removal.
For a typical computer system, the display screen refers to a window within the computer's display (composed of one or more CRTs). But, for typical game applications, the display screen is typically the entire display.
A summary of the prior art rendering process can be found in: “Fundamentals of Three-dimensional Computer Graphics”, by Watt, Chapter 5: The Rendering Process, pages 97 to 113, published by Addison-Wesley Publishing Company, Reading, Mass., 1989, reprinted 1991, ISBN 0-201-15442-0.
Many hardware renderers have been developed, and an example is incorporated herein by reference: “Leo: A System for Cost Effective 3D Shaded Graphics”, by Deering and Nelson, pages 101 to 108 of SIGGRAPH93 Proceedings, Aug. 1-6, 1993, Computer Graphics Proceedings, Annual Conference Series, published by ACM SIGGRAPH, New York, 1993, Softcover ISBN 0-201-58889-7 and CD-ROM ISBN 0-201-56997-3 (hereinafter referred to as the Deering Reference). The Deering Reference includes a diagram of a generic 3D graphics pipeline (i.e., a renderer, or a rendering system) that it describes as “truly generic, as at the top level nearly every commercial 3D graphics accelerator fits this abstraction”, and this pipeline diagram is reproduced here as FIG.
2
. Such pipeline diagrams convey the process of rendering, but do not describe any particular hardware. Prior art pipelined architectures render according to the order objects are received. This limits them from producing some images efficiently.


REFERENCES:
patent: 4484346 (1984-11-01), Sterngerg
patent: 4783829 (1988-11-01), Miyakawa et al.
patent: 4888712 (1989-12-01), Barkans et al.
patent: 4945500 (1990-07-01), Deering
patent: 4970636 (1990-11-01), Snodgrass
patent: 5083287 (1992-01-01), Obata et al.
patent: 5123085 (1992-06-01), Wells et al.
patent: 5402532 (1995-03-01), Epstein et al.
patent: 5448690 (1995-09-01), Shiraishi et al.
patent: 5455900 (1995-10-01), Shiraishi et al.
patent: 5481669 (1996-01-01), Poulton et al.
patent: 5546194 (1996-08-01), Ross
patent: 5574836 (1996-11-01), Broemmelsiek
patent: 5579455 (1996-11-01), Greene et al.
patent: 5596686 (1997-01-01), Dulukm et al.
patent: 5664071 (1997-09-01), Nagashima
patent: 5684939 (1997-11-01), Foran et al.
patent: 5699497 (1997-12-01), Erdahl et al.
patent: 5710876 (1998-01-01), Peercy et al.
patent: 5751291 (1998-05-01), Olsen et al.
patent: 5767589 (1998-06-01), Lake et al.
patent: 5767859 (1998-06-01), Rossin
patent: 5798770 (1998-08-01), Baldwin
patent: 5828378 (1998-10-01), Shiraishi et al.
patent: 5841447 (1998-11-01), Drews
patent: 5850225 (1998-12-01), Cosman
patent: 5854631 (1998-12-01), Akeley et al.
patent: 5860158 (1999-01-01), Pai
patent: 5864342 (1999-01-01), Kajiya et al.
patent: RE36145 (1999-03-01), DeAguiar et al.
patent: 5880736 (1999-03-01), Peercy et al.
patent: 5889997 (1999-03-01), Strunk
patent: 5920326 (1999-07-01), Rentschler et al.
patent: 5936629 (1999-08-01), Brown et al.
patent: 5949424 (1999-09-01), Cabral et al.
patent: 5949428 (1999-09-01), Toelle et al.
patent: 5990904 (1999-11-01), Griffin
patent: 5997977 (1999-12-01), Zou et al.
patent: 6002410 (1999-12-01), Battle
patent: 6002412 (1999-12-01), Schinnerer
patent: 6046746 (2000-04-01), Deering
patent: 6118452 (2000-09-01), Gannett
patent: 6128000 (2000-10-01), Jouppi et al.
patent: 6167143 (2000-12-01), Badique
patent: 6167486 (2000-12-01), Lee et al.
patent: 6204859 (2001-03-01), Jouppi et al.
patent: 6229553 (2001-05-01), Duluk, Jr. et al.
patent: 6243488 (2001-06-01), Penna
patent: 6246415 (2001-06-01), Grossman et al.
patent: 6259452 (2001-07-01), Coorg et al.
patent: 6259460 (2001-07-01), Gossett et al.
patent: 6268875 (2001-07-01), Duluk et al.
patent: 6275235 (2001-08-01), Morgan, III
patent: 6288730 (2001-09-01), Duluk et al.
patent: 6476807 (2002-11-01), Duluk et al.
patent: 6525737 (2003-02-01), Duluk et al.
patent: 6552723 (2003-04-01), Duluk et al.
patent: 6577305 (2003-06-01), Duluk et al.
patent: 6577317 (2003-06-01), Duluk et al.
Angel (interactive computer graphics: a top-down approach with OpenGI: ISBN: 0-201-85571-2—sections 6.8 & 7.7.2).
Foley et al. “Illumination and shading”“ (Computer Graphics Principles and Practice” (2nd edition in C, Addison-Wesley Publishing Co. 1996, Chapter 16, pp. 721-814).
Lathrop, “The Way Computer Graphics Works” (1997) Chapter 7, Rendering (Converting A Scene to Pixels), pp. 93-150.
Peercy et al., “Efficient Bump Mapping Hardware” (Computer Graphics Proceedings, Annual Conference Series, 1997) pp. 303-306.
Schilling et al., “Texram: a smart memory for texturing,” IEEE computer graphics and applications, 5/96, 32-41.
Segal, M. “Hardware sorting chip steps up software pace” (Electronic Design, vol. 34, No. 15, Jun. 26, 198, Hasbrouk Hieghts, NJ 00. 85-91).
Watt, “3D Computer Graphics” (2nd ed.), Chapter 4, Reflection and Illumination Models, p. 89-126.

Affiliated with

Also associated with

Rating

Graphics processor with pipeline state storage and retrieval does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Graphics processor with pipeline state storage and retrieval, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Graphics processor with pipeline state storage and retrieval will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3312406