Graphics processing unit with shared arithmetic logic unit

Details Graphics processing unit with shared arithmetic logic unit Graphics processing unit with shared arithmetic logic unit

2011-08-30

2011-08-30

Wu, Xiao M (Department: 2628)

Computer graphics processing and selective visual display system

Computer graphic processing system

Plural graphics processors

C345S522000, C345S581000, C345S606000

Reexamination Certificate

active

08009172

ABSTRACT:
This disclosure describes a graphics processing unit (GPU) pipeline that uses one or more shared arithmetic logic units (ALUs). In order to facilitate such sharing of ALUs, the stages of the disclosed GPU pipeline may be rearranged relative to conventional GPU pipelines. In addition, by rearranging the stages of the GPU pipeline, efficiencies may be achieved in the image processing. Unlike conventional GPU pipelines, for example, an attribute gradient setup stage can be located much later in the pipeline, and the attribute interpolator stage may immediately follow the attribute gradient setup stage. This allows sharing of an ALU by the attribute gradient setup and attribute interpolator stages. Several other techniques and features for the GPU pipeline are also described, which may improve performance and possibly achieve additional processing efficiencies.

REFERENCES:
patent: 4951232 (1990-08-01), Hannah
patent: 5448689 (1995-09-01), Matsuo et al.
patent: 5870509 (1999-02-01), Alcorn
patent: 5886711 (1999-03-01), Rossin et al.
patent: 5914726 (1999-06-01), Schultz
patent: 6157393 (2000-12-01), Potter et al.
patent: 6476816 (2002-11-01), Deming et al.
patent: 6549209 (2003-04-01), Shinohara et al.
patent: 6577305 (2003-06-01), Duluk et al.
patent: 6642928 (2003-11-01), Deming et al.
patent: 6690380 (2004-02-01), Hussain et al.
patent: 6717577 (2004-04-01), Cheng et al.
patent: 6774896 (2004-08-01), Oka
patent: 6885378 (2005-04-01), Tsai et al.
patent: 6972769 (2005-12-01), Nebeker et al.
patent: 7036692 (2006-05-01), Krohn
patent: 7098924 (2006-08-01), Prokopenko et al.
patent: 7233334 (2007-06-01), Acocella et al.
patent: 7505036 (2009-03-01), Baldwin
patent: 7710427 (2010-05-01), Hutchins et al.
patent: 2004/0201592 (2004-10-01), Huang
patent: 2005/0066205 (2005-03-01), Holmer
patent: 2005/0253862 (2005-11-01), Hutchins et al.
patent: 2006/0050072 (2006-03-01), Goel
patent: 2007/0040844 (2007-02-01), Junkins
patent: 2009/0006773 (2009-01-01), Yamaguchi et al.
patent: 1096427 (2001-05-01), None
patent: 2005322224 (2005-11-01), None
patent: 2005088454 (2005-09-01), None
International Search Report, PCT/US07/074882, International Search Authority, European Patent Office, May 16, 2008.
Written Opinion, PCT/US07/074882, International Search Authority, European Patent Office, May 16, 2008.
International Preliminary Report on Patentability, PCT/US07/074882, International Preliminary Examining Authority, European Patent Office, Nov. 28, 2008.
Deering, Michael F. and Nelson, Scott R, “Leo: A System for Cost Effective 3D Shaded Graphics,” Siggraph '93, Proceedings of the 20th Annual Conference on Computer Graphics and Interactive Techniques, 1993, pp. 101-108, XP002516786.
International Search Report and Written Opinion—PCT/US2007/081428, International Search Authority—European Patent Office—Mar. 12, 2009.
Miyamoto, N. et al., “An image recognition processor using dynamically reconfigurable ALU”, IEEE 2004 Custom Integrated Circuits Conference, Oct. 22, 2004, pp. 599-602.

Affiliated with

Also associated with

Rating

Graphics processing unit with shared arithmetic logic unit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Graphics processing unit with shared arithmetic logic unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Graphics processing unit with shared arithmetic logic unit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2762975