Graphics memory architecture for multimode display system

Details Graphics memory architecture for multimode display system Graphics memory architecture for multimode display system

1993-09-13

1995-06-06

Brier, Jeffery

Computer graphics processing and selective visual display system

Display peripheral interface input device

Light pen for fluid matrix display panel

G09G 504

Patent

active

054226570

ABSTRACT:
A display memory architecture which efficiently stores and processes true color and index mode pixels is disclosed. The R, G and B components of true color mode pixels occupy different groups of bit planes in different banks of a frame memory. In addition, consecutive index mode pixels are located in not necessarily consecutive different groups of bit planes in consecutive banks so that a plurality of index mode pixels can be accessed simultaneously in reading and writing operations. Pixel swap circuits are used to swap the order of the R, G and B components of true color pixels and the order of simultaneously accessed index mode pixels, when the order of the accessed locations is different from the order in which R, G and B components of true color pixels or a plurality of index mode pixels are processed by a graphics processor.

REFERENCES:
patent: 5047760 (1991-09-01), Trevett et al.
patent: 5251298 (1993-10-01), Nally
patent: 5280578 (1994-01-01), Kamiyama et al.

Affiliated with

Also associated with

Rating

Graphics memory architecture for multimode display system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Graphics memory architecture for multimode display system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Graphics memory architecture for multimode display system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-990862