Graphics controller integrated circuit without memory interface

Details Graphics controller integrated circuit without memory interface Graphics controller integrated circuit without memory interface

2005-07-19

2005-07-19

Phung, Anh (Department: 2824)

Static information storage and retrieval

Powering

C365S149000, C365S156000

Reexamination Certificate

active

06920077

ABSTRACT:
A CMOS integrated circuit which has a graphics controller system that has a graphics engine and video memory together with some interface blocks, a PCMCIA host adapter, an infrared interface for generating video images on a LCD or CRT display unit, and a video stream interface for receiving video signals. Since the video memory is integrated on the same integrated circuit as the graphics controller, no package pins are required for the memory interface. The pins thus saved are used to provide access to an on-chip PCMCIA host adapter. The internal memory interface is 128 bits wide. Simultaneous performance improvement and power dissipation reduction is achieved because of the wide memory interface and the elimination of the large parasitic capacitances associated with package pin connections.

REFERENCES:
patent: 4191956 (1980-03-01), Groothuis
patent: 4228528 (1980-10-01), Cenker
patent: 4303986 (1981-12-01), Lans
patent: 4330849 (1982-05-01), Togei et al.
patent: 4472792 (1984-09-01), Shimohigashi et al.
patent: 4656605 (1987-04-01), Clayton
patent: 4691295 (1987-09-01), Erwin
patent: 4740782 (1988-04-01), Aoki et al.
patent: 4812836 (1989-03-01), Kurakake et al.
patent: 4816815 (1989-03-01), Yoshiba
patent: 4951232 (1990-08-01), Hannah
patent: 4956708 (1990-09-01), Itagaki
patent: 5027212 (1991-06-01), Marlton et al.
patent: 5031092 (1991-07-01), Edwards et al.
patent: 5083047 (1992-01-01), Horie
patent: 5083294 (1992-01-01), Okajima
patent: 5144223 (1992-09-01), Gillingham
patent: 5170154 (1992-12-01), Mantopoulos
patent: 5198708 (1993-03-01), Gilliingham
patent: 5202962 (1993-04-01), Matsuo et al.
patent: 5218674 (1993-06-01), Peaslee et al.
patent: 5258843 (1993-11-01), Truong
patent: 5265203 (1993-11-01), Peaslee et al.
patent: 5267201 (1993-11-01), Foss et al.
patent: 5276798 (1994-01-01), Peaslee et al.
patent: 5283761 (1994-02-01), Gillingham
patent: 5293540 (1994-03-01), Trani et al.
patent: 5293586 (1994-03-01), Yamazaki et al.
patent: 5297148 (1994-03-01), Harari et al.
patent: 5303334 (1994-04-01), Snyder et al.
patent: 5305283 (1994-04-01), Shimokura et al.
patent: 5319388 (1994-06-01), Mattison et al.
patent: 5321806 (1994-06-01), Meinerth et al.
patent: 5323343 (1994-06-01), Ogoh
patent: 5353402 (1994-10-01), Lau
patent: 5363500 (1994-11-01), Takeda
patent: 5386573 (1995-01-01), Okamoto
patent: 5392393 (1995-02-01), Deering
patent: 5396586 (1995-03-01), Van Aken
patent: 5406523 (1995-04-01), Foss et al.
patent: 5414662 (1995-05-01), Foss et al.
patent: 5434969 (1995-07-01), Heilveil
patent: 5442748 (1995-08-01), Chang et al.
patent: 5448733 (1995-09-01), Satoh et al.
patent: 5469401 (1995-11-01), Gillingham
patent: 5473573 (1995-12-01), Rao
patent: 5537128 (1996-07-01), Keene et al.
patent: 5650955 (1997-07-01), Puar et al.
patent: 5694143 (1997-12-01), Fielder et al.
patent: 5703806 (1997-12-01), Puar et al.
patent: 5712664 (1998-01-01), Reddy
patent: 5790839 (1998-08-01), Luk et al.
patent: 6041010 (2000-03-01), Puar et al.
patent: 6346946 (2002-02-01), Jeddeloh
patent: 6356497 (2002-03-01), Puar et al.
patent: 6424658 (2002-07-01), Mathur
patent: 6480199 (2002-11-01), Oomori et al.
patent: 3 628 286 (1988-02-01), None
patent: 0 165 441 (1985-12-01), None
patent: 0 260 578 (1988-03-01), None
patent: 0 334 524 (1989-09-01), None
patent: 0 383 080 (1990-08-01), None
patent: 0 474 366 (1992-03-01), None
patent: 0 492 840 (1992-07-01), None
patent: 0 547 892 (1993-06-01), None
patent: 2 217 066 (1987-10-01), None
patent: 2 208 344 (1989-03-01), None
patent: 2 269 049 (1994-01-01), None
patent: 01-271766 (1989-10-01), None
patent: 04-134396 (1992-05-01), None
patent: 4-211293 (1992-08-01), None
Sato et al. “A Wafer-Scale-Level System Integrated LSI Containing Eleven 4-Mb DRAM's, six 64-kb SRAM's, and an 18K-Gate Array,”IEEE J. of Solid-State Circuits(1992) 27:1608-1613.
Fujita et al., “IMAP: Integrated Memory Array Processor Toward a GIPS Order SIMD Processing LSI,”IEICE Trans. Electron.(1993) E76-C:1144-1150.
IBM Technical Disclosure Bulletin, 35(1A):45-46, Jun. 1992.
NEC Research and Development, vol. 33, No. 4, Oct. 1992, Tokyo, JP, pp. 585-594, “Integrated Memory Array Processor.”.
IEEE Journal of Solid-State Circuits, vol. 25, No. 1, Feb. 1990, N.Y., pp. 30-35, “A 50 MHz 8 Mbit Video Ram with a Column Direction Drive Sense Amplifier.”.

Affiliated with

Also associated with

Rating

Graphics controller integrated circuit without memory interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Graphics controller integrated circuit without memory interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Graphics controller integrated circuit without memory interface will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3420641