Graphical view of program structure during debugging session

Details Graphical view of program structure during debugging session Graphical view of program structure during debugging session

2006-02-07

2006-02-07

Khatri, Anil (Department: 2193)

Data processing: software development, installation, and managem

Software program development tool

Testing or debugging

C717S124000, C717S132000

Reexamination Certificate

active

06996806

ABSTRACT:
In an exemplary aspect of the invention, a method for displaying a computer program organization on a screen monitor provides a graphical representation of a source code structure during a debugging session. The graphical representation may include a program call graph (PCG) or portion thereof for a procedure within the source code. The PCG may comprise a P_node to symbolize a procedure and an association reference to identify the relationship between two such procedures. Alternatively, the graphical representation may include a control flow graph (CFG) or portion thereof associated with a procedure within the source code. The procedure may comprise of one or more basic blocks, each basic block associated with a potentially executable source code statement. The CFG may comprise a B_node symbolizing a first basic block and an association reference to identify the relationship between two such basic blocks. The B_node may be adjusted by user command to display supplemental information (such as source code) or association with a cross-referencing table. In addition, the graphical representation may include a statement mapping table (SMT) or portion thereof associated with cross-referencing of line numbers and statements and basic blocks of a procedure within the source code.

REFERENCES:
patent: 5485616 (1996-01-01), Burke et al.
patent: 5535394 (1996-07-01), Burke et al.
patent: 5655122 (1997-08-01), Wu
patent: 5732273 (1998-03-01), Srivastava et al.
patent: 5867711 (1999-02-01), Subramanian et al.
patent: 5999737 (1999-12-01), Srivastava
patent: 6003143 (1999-12-01), Kim et al.
patent: 6016474 (2000-01-01), Kim et al.
patent: 6026241 (2000-02-01), Chow et al.
patent: 6026362 (2000-02-01), Kim et al.
patent: 6173276 (2001-01-01), Kant et al.
patent: 6182284 (2001-01-01), Sreedhar et al.
patent: 6226787 (2001-05-01), Serra et al.
patent: 6275981 (2001-08-01), Buzbee et al.
patent: 6327699 (2001-12-01), Larus et al.
patent: 6631518 (2003-10-01), Bortnikov et al.
patent: 6651247 (2003-11-01), Srinivasan
Praun et al, Static conflict analysis for multi-threaded object oriented programs, ACM PLDI, pp 115-128, Jun. 9-11, 2003.
Tai et al, “Fault based est generation for causes effect graphs”, ACM pp 495-504, Oct. 1993.
Robschnik et al, “Efficient path conditions in dependence graphs”, ACM ICSE, pp 478-488, May 19-25, 2002.
Ingalls et al, “The implementation of tempral intervals in qualitative simulation graphs”, ACM Trans. on Modeing and Computer Simulation, vol. 10, No. 3, pp 215-240, Jul. 2000.

Affiliated with

Also associated with

Rating

Graphical view of program structure during debugging session does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Graphical view of program structure during debugging session, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Graphical view of program structure during debugging session will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3678381